



JEPPIAAR
ENGINEERING COLLEGE

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

CS8491 - COMPUTER ARCHITECTURE

SEM:04

YEAR:02

QUESTION BANK

BATCH : 2017 -21

Vision of Institution

To build Jeppiaar Engineering College as an Institution of Academic Excellence in Technical education and Management education and to become a World Class University.

Mission of Institution

M1	To excel in teaching and learning, research and innovation by promoting the principles of scientific analysis and creative thinking
M2	To participate in the production, development and dissemination of knowledge and interact with national and international communities
M3	To equip students with values, ethics and life skills needed to enrich their lives and enable them to meaningfully contribute to the progress of society
M4	To prepare students for higher studies and lifelong learning , enrich them with the practical and entrepreneurial skills necessary to excel as future professionals and contribute to Nation's economy

PROGRAM OUTCOMES

1. **Engineering knowledge:** Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
2. **Problem analysis:** Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
3. **Design/development of solutions:** Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
4. **Conduct investigations of complex problems:** Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
5. **Modern tool usage:** Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
6. **The engineer and society:** Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
7. **Environment and sustainability:** Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
8. **Ethics:** Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.

9. **Individual and team work:** Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.
10. **Communication:** Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
11. **Project management and finance:** Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and multidisciplinary environments.
12. **Life-long learning:** Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.

Vision of Department

To emerge as a globally prominent department, developing ethical computer professionals, innovators and entrepreneurs with academic excellence through quality education and research.

Mission of Department

M1	To create computer professionals with an ability to identify and formulate the engineering problems and also to provide innovative solutions through effective teaching learning process .
M2	To strengthen the core-competence in computer science and engineering and to create an ability to interact effectively with industries.
M3	To produce engineers with good professional skills, ethical values and life skills for the betterment of the society .
M4	To encourage students towards continuous and higher level learning on technological advancements and provide a platform for employment and self-employment .

PROGRAM EDUCATIONAL OBJECTIVES (PEOs)

PEO1	To address the real time complex engineering problems using innovative approach with strong core computing skills.
PEO2	To apply core-analytical knowledge and appropriate techniques and provide solutions to real time challenges of national and global society
PEO3	Apply ethical knowledge for professional excellence and leadership for the betterment of the society.
PEO4	Develop life-long learning skills needed for better employment and entrepreneurship

PROGRAM SPECIFIC OUTCOMES (PSOs)

Students will be able to

PSO1	An ability to understand the core concepts of computer science and engineering and to enrich problem solving skills to analyze, design and implement software and hardware based systems of varying complexity.
PSO2	To interpret real-time problems with analytical skills and to arrive at cost effective and optimal solution using advanced tools and techniques.
PSO3	An understanding of social awareness and professional ethics with practical proficiency in the broad area of programming concepts by lifelong learning to inculcate employment and entrepreneurship skills.

BLOOM TAXANOMY LEVELS(BTL)

- BTL1: Remembering**
- BTL2: Understanding**
- BTL3: Applying**
- BTL4: Analyzing**
- BTL5: Evaluating**
- BTL6: Creating**

SYLLABUS

CS8491 -COMPUTER ARCHITECTURE

L T P C 3 0 0 3

OBJECTIVES:

- To learn the basic structure and operations of a computer.
- To learn the arithmetic and logic unit and implementation of fixed-point and floating point arithmetic unit.
- To learn the basics of pipelined execution.
- To understand parallelism and multi-core processors.
- To understand the memory hierarchies, cache memories and virtual memories.
- To learn the different ways of communication with I/O devices.

UNIT I BASIC STRUCTURE OF A COMPUTER SYSTEM

9

Functional Units – Basic Operational Concepts – Performance – Instructions: Language of the Computer – Operations, Operands – Instruction representation – Logical operations – decision making – MIPS Addressing.

UNIT II ARITHMETIC FOR COMPUTERS

9

Addition and Subtraction – Multiplication – Division – Floating Point Representation – Floating Point Operations – Subword Parallelism

UNIT III PROCESSOR AND CONTROL UNIT

9

A Basic MIPS implementation – Building a Datapath – Control Implementation Scheme – Pipelining – Pipelined datapath and control – Handling Data Hazards & Control Hazards – Exceptions.

UNIT IV PARALLELISIM

9

Parallel processing challenges – Flynn's classification – SISD, MIMD, SIMD, SPMD, and Vector Architectures - Hardware multithreading – Multi-core processors and other Shared Memory Multiprocessors - Introduction to Graphics Processing Units, Clusters, Warehouse Scale Computers and other Message-Passing Multiprocessors.

UNIT V MEMORY & I/O SYSTEMS

9

Memory Hierarchy - memory technologies – cache memory – measuring and improving cache performance – virtual memory, TLB's – Accessing I/O Devices – Interrupts – Direct Memory Access – Bus structure – Bus operation – Arbitration – Interface circuits

USB.TOTAL : 45 PERIODS OUTCOMES:

- Understand the basics structure of computers, operations and instructions.
- Design arithmetic and logic unit.
- Understand pipelined execution and design control unit.
- Understand parallel processing architectures.
- Understand the various memory systems and I/O communication.

TEXT BOOKS:

1. David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Fifth Edition, Morgan Kaufmann / Elsevier, 2014.
2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky and Naraig Manjikian, Computer Organization and Embedded Systems, Sixth Edition, Tata McGraw Hill, 2012.

REFERENCES:

1. William Stallings, Computer Organization and Architecture – Designing for Performance, Eighth Edition, Pearson Education, 2010.
2. John P. Hayes, Computer Architecture and Organization, Third Edition, Tata McGraw Hill, 2012.
3. John L. Hennessey and David A. Patterson, Computer Architecture – A Quantitative Approach, Morgan Kaufmann / Elsevier Publishers, Fifth Edition, 2012.

Course Outcome(CO)

C204.1	Describe the basic structure and operations of digital computer
C204.2	Design of arithmetic and logical unit.
C204.3	Design and Analysis of pipelined control units.
C204.4	Understand the concepts of parallel processing architecture
C204.5	Learn the organization of different memory systems and I/O processor and its communication.

INDEX

Unit #	Ref. Book	Page Numbers
Unit 1	David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Fifth Edition, Morgan Kaufmann / Elsevier, 2014.	Page 7 -19
Unit 2	David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Fifth Edition, Morgan Kaufmann / Elsevier, 2014.	Page 20-32
Unit 3	David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Fifth Edition, Morgan Kaufmann / Elsevier, 2014..	Page 32 -43
Unit 4	David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Fifth Edition, Morgan Kaufmann / Elsevier, 2014.	Page 43 -54
Unit 5	David A. Patterson and John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Fifth Edition, Morgan Kaufmann / Elsevier, 2014.	Page 54 -63

PART-A

Q. No.	Questions	CO	Bloom's Level
	Write the basic functional units of computer? The basic functional units of a computer are input unit, output unit, memory unit, ALU unit and control unit	C204.1	BTL1
	Write the basic functional units of computer? (APR/MAY 2017,NOV/DEC 2017) The basic functional units of a computer are input unit, output unit, memory unit, ALU unit and control unit.	C204.1	BTL1
	What is a bus? What are the different buses in a CPU? [APR/MAY 2011] A group of lines that serve as a connecting path for several devices is called bus .The different buses in a CPU are 1] Data bus 2] Address bus 3] Control bus.	C204.1	BTL1
	What is meant by stored program concepts? Stored program concept is an idea of storing the program and data in the memory	C204.1	BTL1
	Define multiprogramming?(A.U.APR/MAY 2013) Multiprogramming is a technique in several jobs are in main memory at once and the processor is switched from job as needed to keep several jobs advancing while keeping the peripheral devices in use.	C204.1	BTL1
	What is meant by VLSI technology? VLSI is the abbreviation for Very Large Scale Integration. In this technology millions of transistors are put inside a single chip as tiny components. The VLSI chips do the function of millions of transistors. These are Used to implement parallel algorithms directly in hardware	C204.1	BTL6

	<p>Define multiprocessing? Multiprocessing is the ability of an operating system to support more than one process at the same time</p>	C204.1	BTL6
	<p>List the eight great ideas invented by computer architecture? APR/MAY-2015</p> <ul style="list-style-type: none"> ● Design for Moore’s Law ● Use abstraction to simplify design ● Make the common case fast ● Performance via Parallelism ● Performance via Pipelining ● Performance via Prediction ● Hierarchy of Memory ● Dependability via Redundancy 	C204.1	BTL1
	<p>Define power wall.</p> <ul style="list-style-type: none"> ● Old conventional wisdom ● Power is free ● Transistors are expensive ● New conventional wisdom: “Power wall” ● Power expensive ● Transistors“free” (Can put more on chip than can afford to turn on) 	C204.1	BTL1
	<p>What are clock and clock cycles? The timing signals that control the processor circuits are called as clocks. The clock defines regular time intervals called clock cycles.</p>	C204.1	BTL1
	<p>What is uniprocessor? A uniprocessor system is defined as a computer system that has a single central processing unit that is used to execute computer tasks. As more and more modern software is able to make use of multiprocessing architectures, such as SMP and MPP, the term <i>uniprocessor</i> is therefore used to distinguish the class of computers where all processing tasks share a single CPU.</p>	C204.1	BTL1
	<p>What is multicore processor? A multi-core processor is a single computing component with two or more independent actual central processing units (called "cores"), which are the units that read and execute program instructions. The instructions are ordinary CPU instructions such as add, move data, and branch, but the multiple cores can run multiple instructions at the same time, increasing overall speed for programs amenable to parallel computing</p>	C204.1	BTL1

	<p>Differentiate super computer and mainframe computer. A computer with high computational speed, very large memory and parallel structured hardware is known as a super computer.EX: CDC 6600. Mainframe computer is the large computer system containing thousands of IC's. It is a room-sized machine placed in special computer centers and not directly accessible to average users. It serves as a central computing facility for an organization such as university, factory or bank.</p>	C204.1	BTL1
	<p>Differentiate between minicomputer and microcomputer. Minicomputers are small and low cost computers are characterized by Short word size i.e. CPU word sizes of 8 or 16 bits. They have limited hardware and software facilities. They are physically smaller in size.Microcomputer is a smaller, slower and cheaper computer packing all the electronics of the computer in to a handful of IC's, including CPU and memory and IO chips</p>	C204.1	BTL1
	<p>What is instruction register?(NOV/DEC 2016) The instruction register (IR) holds the instruction that is currently being executed. Its output is available to the control circuits which generate the timing signals that control the various processing elements involved in executing the instruction.</p>	C204.1	BTL1
	<p>What is program counter? The program counter (PC) keeps track of the execution of a program. It contains the memory address of the next instruction to be fetched and executed.</p>	C204.1	BTL1
	<p>What is processor time? The sum of the periods during which the processor is active is called the processor time</p>	C204.1	BTL1
	<p>Give the CPU performance equation. CPU execution time for a program =Instruction Count XClock cycles per instructionXClock cycle time.</p>	C204.1	BTL1
	<p>What is superscalar execution? In this type of execution, multiple functional units are used to create parallel paths through which different instructions can be executed in parallel. So it is possible to start the execution of several instructions in every clock cycle. This mode of operation is called superscalar execution</p>	C204.1	BTL1

	<p>What is RISC and CISC? The processors with simple instructions are called as Reduced Instruction Set Computers (RISC). The processors with more complex instructions are called as Complex Instruction Set Computers (CISC).</p>	C204.1	BTL1
	<p>List out the methods used to improve system performance. The methods used to improve system performance are</p> <ul style="list-style-type: none"> ● Processor clock ● Basic Performance Equation ● Pipelining ● Clock rate ● Instruction set ● Compiler 	C204.1	BTL1
	<p>Define addressing modes and its various types.(nov/dec 2017) The different ways in which the location of a operand is specified in an instruction is referred to as addressing modes. The various types are Immediate Addressing, Register Addressing, Based or Displacement Addressing, PC-Relative Addressing, Pseudodirect Addressing.</p>	C204.1	BTL1
	<p>Define register mode addressing. In register mode addressing, the name of the register is used to specify the operand. Eg. Add \$s3, \$s5,\$s6.</p>	C204.1	BTL1
	<p>Define Based or Displacement mode addressing. In based or displacement mode addressing, the operand is in a memory location whose address is the sum of a register and a constant in the instruction. Eg. lw \$t0,32(\$s3).</p>	C204.1	BTL1
	<p>State Amdahl's Law. Amdahl's law is a formula used to find the maximum improvement possible by improving a particular part of a system. In parallel computing, Amdahl's law is mainly used to predict the theoretical maximum speedup for program processing using multiple processors.</p> $\text{Speedup} = \frac{\text{Performance for entire task using the enhancement when possible}}{\text{Performance for entire task without using the enhancement}}$ <p>Alternatively,</p> $\text{Speedup} = \frac{\text{Execution time for entire task without using the enhancement}}{\text{Execution time for entire task using the enhancement when possible}}$	C204.1	BTL1

	<p>Define Relative mode addressing. (Nov 2014)</p> <p>In PC-relative mode addressing, the branch address is the sum of the PC and a constant in the instruction. - In the relative address mode, the effective address is determined by the index mode by using the program counter in stead of general purpose processor register. This mode is called relative address mode.</p>	C204.1	BTL1
	<p>Distinguish pipelining from parallelism APR/MAY 2015</p> <p>parallelism means we are using more hardware for the executing the desired task. in parallel computing more than one processors are running in parallel. there may be some dedicated hardware running in parallel for doing the specific task. while the pipelining is an implementation technique in which multiple instructions are overlapped ninexecution.parallelism increases the performance but the area also increases. in case of pipelining the performance and througput increases at the cost of pipelining registers area pipelining there are different hazards like data hazards, control hazards etc.</p>	C204.1	BTL1
	<p>Distinguish pipelining from parallelism APR/MAY 2015</p> <p>parallelism means we are using more hardware for the executing the desired task. in parallel computing more than one processors are running in parallel. there may be some dedicated hardware running in parallel for doing the specific task. while the pipelining is an implementation technique in which multiple instructions are overlapped ninexecution.parallelism increases the performance but the area also increases. in case of pipelining the performance and througput increases at the cost of pipelining registers area pipelining there are different hazards like data hazards, control hazards etc.</p>	C204.1	BTL1
	<p>How to represent Instruction in a computer system?MAY/JUNE 2016</p> <p>Computer instructions are the basic components of a machine language program. They are also known as <i>macrooperations</i>, since each one is comprised of a sequences of microoperations. Each instruction initiates a sequence of microoperations that fetch operands from registers or memory, possibly perform arithmetic, logic, or shift operations, and store results in registers or memory. Instructions are encoded as binary <i>instruction codes</i>. Each instruction code contains of <i>aoperation code</i>, or <i>opcode</i>, which designates the overall purpose of the instruction (e.g. add, subtract, move, input, etc.). The number of bits allocated for the opcode determined how many different instructions the architecture</p>	C204.1	BTL3

	<p>supports. In addition to the opcode, many instructions also contain one or more <i>operands</i>, which indicate where in registers or memory the data required for the operation is located. For example, add instruction requires two operands, and a not instruction requires one.</p>		
	<p>Brief about relative addressing mode. NOV/DEC 2014 Relative addressing mode - In the relative address mode, the effective address is determined by the index mode by using the program counter in stead of general purpose processor register. This mode is called relative address mode.</p>	C204.1	BTL1
	<p>Distinguish between auto increment and auto decrement addressing mode? MAY/JUNE 2016</p> <p>A special case of indirect register mode. The register whose number is included in the instruction code, contains the address of the operand. Autoincrement Mode = after operand addressing , the contents of the register is incremented. Decrement Mode = before operand addressing, the contents of the register is decrement. We denote the autoincrement mode by putting the specified register in parentheses, to show that the contents of the register are used as the efficient address, followed by a plus sign to indicate that these contents are to be incremented after the operand is accessed. Thus, using register R4, the autoincrement mode is written as (R4)+. As a companion for the autoincrement mode, another mode is often available in which operands are accessed in the reverse order. <i>Autodecrementmode</i> The contents of a register specified in the instruction are decremented. These contents are then used as the effective address f the operand. We denote the autodecrement mode by putting the specified register in parentheses, preceded by a minus sign to indicate that the contents of register are to be decremented before being used as the effective address. Thus, we write (R4).</p> <p>This mode allows the accessing of operands in the direction of descending addresses. The action performed by the autoincrement and auto decrement addressing modes can be achieved using two instruction, one to access the operand and the other to increment or to decrement the register that contains the operand address. Combining the two operations in one instruction reduces the number if instructions needed to perform the task.</p>	C204.1	BTL1
	<p>If computer A runs a program in 10 seconds and computer B runs the same program in 15 seconds how much faster is A than B?</p> <p>We know that A is n times as fast as B if</p> $\frac{\text{Performance}_A}{\text{Performance}_B} = \frac{\text{Execution time}_B}{\text{Execution time}_A} = n$ <p>Thus the performance ratio is</p>	C204.1	BTL1

	$\frac{15}{10} = 1.5$ <p>and A is therefore 1.5 times as fast as B. In the above example, we could also say that computer B is 1.5 times <i>slower than</i> computer A, since</p> $\frac{\text{Performance}_A}{\text{Performance}_B} = 1.5$ <p>means that</p> $\frac{\text{Performance}_A}{1.5} = \text{Performance}_B$		
	<p>Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?</p> <p>Let's first find the number of clock cycles required for the program on A:</p> $\text{CPU time}_A = \frac{\text{CPU clock cycles}_A}{\text{Clock rate}_A}$ $10 \text{ seconds} = \frac{\text{CPU clock cycles}_A}{2 \times 10^9 \frac{\text{cycles}}{\text{second}}}$ $\text{CPU clock cycles}_A = 10 \text{ seconds} \times 2 \times 10^9 \frac{\text{cycles}}{\text{second}} = 20 \times 10^9 \text{ cycles}$ <p>CPU time for B can be found using this equation:</p> $\text{CPU time}_B = \frac{1.2 \times \text{CPU clock cycles}_A}{\text{Clock rate}_B}$ $6 \text{ seconds} = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{\text{Clock rate}_B}$ $\text{Clock rate}_B = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{6 \text{ seconds}} = \frac{0.2 \times 20 \times 10^9 \text{ cycles}}{\text{second}} = \frac{4 \times 10^9 \text{ cycles}}{\text{second}} = 4 \text{ GHz}$ <p>To run the program in 6 seconds, B must have twice the clock rate of A.</p>	C204.1	BTL1

	<p>Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much?</p> <p>We know that each computer executes the same number of instructions for the program; let's call this number I. First, find the number of processor clock cycles for each computer:</p> $\text{CPU clock cycles}_A = I \times 2.0$ $\text{CPU clock cycles}_B = I \times 1.2$ <p>Now we can compute the CPU time for each computer:</p> $\begin{aligned} \text{CPU time}_A &= \text{CPU clock cycles}_A \times \text{Clock cycle time} \\ &= I \times 2.0 \times 250 \text{ ps} = 500 \times I \text{ ps} \end{aligned}$ <p>Likewise, for B:</p> $\text{CPU time}_B = I \times 1.2 \times 500 \text{ ps} = 600 \times I \text{ ps}$ <p>Clearly, computer A is faster. The amount faster is given by the ratio of the execution times:</p> $\frac{\text{CPU performance}_A}{\text{CPU performance}_B} = \frac{\text{Execution time}_B}{\text{Execution time}_A} = \frac{600 \times I \text{ ps}}{500 \times I \text{ ps}} = 1.2$ <p>We can conclude that computer A is 1.2 times as fast as computer B for this program.</p>	C204.1	BTL1
	<p>Define CPU execution time and list the types.</p> <p>CPU execution time Also called CPU time. The actual time the CPU spends computing for a specific task.</p> <p>Types:</p> <p>User CPU time The CPU time spent in a program itself.</p> <p>System CPU time The CPU time spent in the operating system performing tasks on behalf of the program</p>	C204.1	BTL1
	<p>Define response time</p> <p>Response time: Also called execution time. The total time required for the computer to complete a task, including disk accesses, memory accesses, I/O activities, operating system overhead, CPU execution time, and so on.</p>	C204.1	BTL1

	<p>What is Throughput? Also called bandwidth. Another measure of performance, it is the number of tasks completed per unit time.</p>	C204.1	BTL1
	<p>Define Clock cycles: All computers are constructed using a clock that determines when events take place in the hardware. These discrete time intervals are called clock cycles (or ticks, clock ticks, clock periods, clocks, cycles).</p>	C204.1	BTL1
	<p>Write Basic performance equation in terms of instruction count (the number of instructions executed by the program), CPI, and clock cycle time.</p> <p style="text-align: center;">CPU time = Instruction count × CPI × Clock cycle time</p> <p>or, the clock rate is the inverse of clock cycle time:</p> $\text{CPU time} = \frac{\text{Instruction count} \times \text{CPI}}{\text{Clock rate}}$	C204.1	BTL1
	<p>Compile given Two C Assignment Statements into MIPS a = b + c; d = a - e;</p> <p>Answer add a, b, c sub d, a, e</p>	C204.1	BTL1
	<p>Compile given C Assignment Statement into MIPS</p> <p>f = (g + h) - (i + j); add t0,g,h # temporary variable t0 contains g + h add t1,i,j # temporary variable t1 contains i + j sub f,t0,t1 # f gets t0 -t1, which is (g + h) - (i + j)</p>	C204.1	BTL1
	<p>Compile given C Assignment Statement into MIPS g = h + A[8];</p> <p>Answer The first compiled instruction is lw\$t0,8(\$s3) # Temporary reg \$t0 gets A[8] add\$s1,\$s2,\$t0 # g = h + A[8]</p>	C204.1	BTL1

	<p>What are the three types of operands in MIPS</p> <ol style="list-style-type: none"> 1. word 2. Memory Operands 3. Constant or Immediate Operands 	C204.1	BTL1
	<p>Compile given C Assignment Statement into MIPS</p> <p>A[12] = h + A[8];</p> <p>Answer</p> <pre> \$t0: lw\$t0,32(\$s3) # Temporary reg \$t0 gets A[8] add\$t0,\$s2,\$t0 # Temporary reg \$t0 gets h + A[8] sw\$t0,48(\$s3) # Stores h + A[8] back into A[12]</pre>	C204.1	BTL1
	<p>Write MIPS To add 4 to register \$s3.</p> <pre> addi\$s3,\$s3,4# \$s3 = \$s3 + 4</pre>	C204.1	BTL1
	<p>Define Instruction format</p> <p>A form of representation of an instruction composed of fields of binary numbers. The numeric version of instructions machine language and a sequence of such instructions <i>machine code</i>.</p>	C204.1	BTL1
	<p>What are the types of instruction format in MIPS</p> <ol style="list-style-type: none"> 1. <i>R-type</i> (for register) or <i>R-format</i>. 2. <i>I-type</i> (for immediate) or <i>I-format</i> 3. <i>J-type</i> or <i>Jump</i> 	C204.1	BTL1

	<p>What are the types of instruction in MIPS.(APR/MAY2018)</p> <ol style="list-style-type: none"> 1. Arithmetic instruction 2. Data transfer Instruction 3. Logical Instruction 4. Conditional Branch Instruction 5. Unconditional jump Instruction 	C204.1	BTL1
	<p>Compile givenC Statement into MIPS if (i == j) f = g + h; else f = g - h;</p> <p>bne \$s3,\$s4,Else# go to Else if i ≠ j add \$s0,\$s1,\$s2# f = g + h (skipped if i ≠ j)</p>	C204.1	BTL1
	<p>Compile givenC Statement into MIPS</p> <p>while (save[i] == k) i += 1; Ans: Loop: sll\$t1,\$s3,2# Temp reg \$t1 = i * 4 add \$t1,\$t1,\$s6# \$t1 = address of save[i] lw \$t0,0(\$t1) # Temp reg \$t0 = save[i] bne \$t0,\$s5, Exit # go to Exit if save[i] ≠ k addi \$s3,\$s3,1# i = i + 1 jLoop# go to Loop Exit:</p>	C204.1	BTL1
	<p>State indirect addressing mode give example.(APR/May 2017)</p> <p>Indirect Mode. The effective address of the operand is the contents of a register or main memory location, location whose address appears in the instruction. ... Once it's there, instead of finding an operand, it finds an address where the operand is located.</p> <p>LOAD R1, @R2 Load the content of the memory address stored at register R2 to register R1.</p>	C204.1	BTL1

PART-B

Q. No.	Questions	CO	Bloom's Level
--------	-----------	----	---------------

1.	i)Discuss in detail about Eight great ideas of computer Architecture.(8) Page.No:11-13) ii) Explain in detail about Technologies for Building Processors and Memory (8))(Page.No:24-28)	C204.1	BTL5
2.	Explain the various components of computer System with neat diagram (16) . (NOV/DEC2014,NOV/DEC2015,APR/MAY 2016,NOV/DEC 2016,APR/MAY2018)) (Page.No:16-17)	C204.1	BTL5
3.	Discuss in detail the various measures of performance of a computer(16) (Page.No:28-40)	C204.1	BTL6
4.	Define Addressing mode and explain the different types of basic addressing modes with an example (APRIL/MAY2015 ,NOV/DEC2015,APR/MAY 2016,NOV/DEC 2016,APR/MAY2018) (Page.No:116-117)	C204.1	BTL5
5.	i)Discuss the Logical operations and control operations of computer (12) (Page.No:87-89) ii)Write short notes on Power wall(6) (Page.No:40-42)	C204.1	BTL6
6.	Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2. (APR/MAY 2018) a. Which processor has the highest performance expressed in instructions per second? b. If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions. c. We are trying to reduce the execution time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction? (Refer Notes)	C204.1	BTL5
7.	Explain various instruction format illustrate the same with an example NOV/DEC2017 (Page.No:80-86)	C204.1	BTL5
8.	Explain direct ,immediate ,relative and indexed addressing modes with example APR/MAY2018 (Page.No:116-117)	C204.1	BTL5
9.	State the CPU performance equation and the factors that affect performance (8) (NOV/DEC2014) (Refer Notes)	C204.1	BTL5

10.	Discuss about the various techniques to represent instructions in a computer system. (APRIL/MAY2015,NOV/DEC 2017) (Page.No:80-86)	C204.1	BTL6
11.	What is the need for addressing in a computer system? Explain the different addressing modes with suitable examples.(APRIL/MAY2015) (Page.No:116-117)	C204.1	BTL5
12.	Explain types of operations and operands with examples.(NOV/DEC 2017) (Page.No:63-70)	C204.1	BTL5
13.	Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 2.5 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 3 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 10% class A, 20% class B, 50% class C, and 20% class D, which implementation is faster? a. What is the global CPI for each implementation? b. Find the clock cycles required in both cases. (Refer Notes)	C204.1	BTL5
14.	To what should the CPI of load/store instructions be reduced in order for a single processor to match the performance of four processors using the original CPI values? (Refer Notes)	C204.1	BTL5
15.	Describe the steps that transform a program written in a high-level language such as C into a representation that is directly executed by a computer processor. (Refer Notes)	C204.1	BTL4

stored first. For example, in a little-endian computer, the two bytes required for the hexadecimal number 4F52 would be stored as 524F (52 at address 1000, 4F at 1001).

PART -A

Q. No.	Questions	CO	Bloom's Level
	<p>What is half adder and full adder? A half adder is a logic circuit with two inputs and two outputs, which adds two bits at a time, producing a sum and a carry. A full adder is logic circuit with three inputs and two outputs, which adds three bits at a time giving a sum and a carry.</p>	C204.2	BTL1
	<p>What are the overflow conditions for addition and subtraction.(NOV/DEC 2015) Operation Operand A Operand B Result Indicating overflow $A+B \geq 0 \geq 0 < 0$ $A+B < 0 < 0 \geq 0$ $A-B \geq 0 < 0 < 0$ $A-B < 0 \geq 0 \geq 0$</p>	C204.2	BTL1
	<p>State the rule for floating point addition. Shift the number with the smaller exponent and shift its mantissa right a number of steps equal to the difference in exponents. Set the exponent of the result equal to the larger exponent. Perform the addition on the mantissa and determine the sign of the result. Normalize the resulting value if necessary.</p>	C204.2	BTL1
	<p>What is signed binary? A system in which the leading bit represents the sign and the remaining bits the magnitude of the number is called signed binary. This is also known as sign magnitude.</p>	C204.2	BTL1
	<p>What is a carry look-ahead adder? The input carry needed by a stage is directly computed from carry signals obtained from all the preceding stages $i-1, i-2, \dots, 0$, rather than waiting for normal carries to supply slowly from stage to stage. An adder that uses this principle is called carry look-ahead adder</p>	C204.2	BTL1
	<p>Define Booth Algorithm. Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in two's complement notation. Booth's algorithm can be implemented by repeatedly adding (with ordinary unsigned binary addition) one of two predetermined values A and S to a product P, then performing a rightward arithmetic shift on P.</p>	C204.2	BTL6

	<p>What are the main features of Booth's algorithm?</p> <ul style="list-style-type: none"> • It handles both positive and negative multipliers uniformly. • It achieves some efficiency in the number of addition required when the multiplier has a few large blocks of 1s. 	C204.2	BTL6
	<p>Define Integer Division and give its rule.</p> <p>s are the set of whole numbers and their opposites. The sign of an integer is positive if the number is greater than zero, and the sign is negative if the number is less than zero. The set of all integers represented by the set {... -4, -3, -2, -1, 0, 1, 2, 3, 4...} Negative integers: {... -4, -3, -2, -1} Positive integers: {1, 2, 3, 4 ...}{0} is neither positive nor negative, neutral. DIVISION RULE: The quotient of two integers with same sign is positive. The quotient of two integers with opposite signs is negative.</p>	C204.2	BTL1
	<p>Define Truncation.</p> <p>To retain maximum accuracy, all extra bits during operation (called <i>guard bits</i>) are kept (e.g., multiplication). If we assume $n = 3$ bits are used in final representation of a number, $n = 3$ extra guard bits are kept during operation. By the end of the operation, the resulting $2n = 6$ bits need to be truncated to $n = 3$ bits by one of the three methods</p>	C204.2	BTL1
	<p>Explain how Boolean subtraction is performed?</p> <p>the subtrahend (i.e. in a-b, the subtrahend is b) then perform addition(2's complement).</p>	C204.2	BTL1
	<p>What do you mean by Subword Parallelism? APR/MAY 2015,MAY/JUNE 2016</p> <p>Given that the parallelism occurs within a wide word, the extensions are classified as sub-word parallelism. It is also classified under the more general name of data level parallelism. They have been also called vector or SIMD, for single instruction, multiple data . The rising popularity of multimedia applications led to arithmetic instructions that support narrower operations that can easily operate in parallel.</p>	C204.2	BTL1
	<p>How can we speed up the multiplication process?</p> <p>There are two techniques to speed up the multiplication process:</p> <p>1) The first technique guarantees that the maximum number of summands that must be added is $n/2$ for n-bit operands.</p>	C204.2	BTL1


	<p>What is bit pair recoding? Give an example. Bit pair recoding halves the maximum number of summands. Group the Booth-recoded multiplier bits in pairs and observe the following: The pair (+1 -1) is equivalent to to the pair (0 +1). That is instead of adding -1 times the multiplicand m at shift position i to +1 M at position i+1, the same result is obtained by adding +1 M at position i. Eg: 11010 – Bit Pair recoding value is 0 -1 -2</p>	C204.2	BTL1
	<p>What are the two methods of achieving the 2's complement? a. Take the 1's complement of the number and add 1. b. Leave all least significant 0's and the first unchanged and then complement the remaining bits</p>	C204.2	BTL1
	<p>What is the advantage of using Booth algorithm? 1) It handles both positive and negative multiplier uniformly. 2) It achieves efficiency in the number of additions required when the multiplier has a few large blocks of 1's. 3) The speed gained by skipping 1's depends on the data</p>	C204.2	BTL1
	<p>Write the algorithm for restoring division. Do the following for n times: 1) Shift A and Q left one binary position. 2) Subtract M and A and place the answer back in A. 3) If the sign of A is 1, set q₀ to 0 and add M back to A. Where A- Accumulator, M- Divisor, Q- Dividend. Step 1: Do the following for n times: 1) If the sign of A is 0, shift A and Q left one bit position and subtract M from A; otherwise, shift A and Q left and add M to A. 2) Now, if the sign of A is 0, set q₀ to 1; otherwise, set q₀ to 0. Step 2: if the sign of A is 1, add M to A.</p>	C204.2	BTL1
	<p>What is Carry Save addition? carry save addition, the delay can be reduced further still. The idea is to take 3 numbers that we want to add together, x+y+z, and convert it into 2 numbers c+s such that x+y+z=c+s, and do this in O(1) time. The reason why addition cannot be performed in O(1) time is because the carry information must be propagated. In carry save addition, we refrain from directly passing on the carry information until the very last step.</p>	C204.2	BTL1

	<p>When can you say that a number is normalized? When the decimal point is placed to the right of the first (nonzero) significant digit, the number is said to be normalized. The end values 0 to 255 of the excess-127 exponent E are used to represent special values such as: a) When E = 0 and the mantissa fraction M is zero the value exact 0 is represented. 1. When E = 255 and M=0, the value is represented. 2. When E = 0 and M ≠ 0, denormal values are represented. 3. When E = 255 and M ≠ 0, the value represented is called Not a number.</p>	C204.2	BTL1
	<p>How overflow occur in subtraction? APRIL/MAY 2015</p> <p>If 2 Two's Complement numbers are subtracted, and their signs are different, then overflow occurs if and only if the result has the same sign as the subtrahend.</p> <p>Overflow occurs if</p> <ul style="list-style-type: none"> • $(+A) - (-B) = -C$ • $(-A) - (+B) = +C$ 	C204.2	BTL1
	<p>Write the Add/subtract rule for floating point numbers.</p> <ol style="list-style-type: none"> 1) Choose the number with the smaller exponent and shift its mantissa right a number of steps equal to the difference in exponents. 2) Set the exponent of the result equal to the larger exponent. 3) Perform addition/subtraction on the mantissa and determine the sign of the result 4) Normalize the resulting value, if necessary. 	C204.2	BTL1
	<p>Define ALU. MAY/JUNE 2016</p> <p>The arithmetic and logic unit (ALU) of a computer system is the place where the actual execution of the instructions take place during the processing operations. All calculations are performed and all comparisons (decisions) are made in the ALU. The data and instructions, stored in the primary storage prior to processing are transferred as and when needed to the ALU where processing takes place</p>	C204.2	BTL1
	<p>rite the multiply rule for floating point numbers.</p> <ol style="list-style-type: none"> 1) Add the exponent and subtract 127. 2) Multiply the mantissa and determine the sign of the result 3) Normalize the resulting value, if necessary 	C204.2	BTL1

	<p>State double precision floating point number?NOV/DEC 2015</p> <p>Double-precision floating-point format is a computer number format that occupies 8 bytes (64 bits) in computer memory and represents a wide, dynamic range of values by using a floating point</p>	C204.2	BTL1
	<p>What is excess-127 format?</p> <p>Instead of the signed exponent E, the value actually stored in the exponent field is and unsigned integer E. In some cases, the binary point is variable and is automatically adjusted as computation proceeds. In such case, the binary point is said to float and the numbers are called floating point numbers.</p>	C204.2	BTL1
	<p>What is guard bit?</p> <p>Although the mantissa of initial operands are limited to 24 bits, it is important to retain extra bits, called as guard bits.</p>	C204.2	BTL1
	<p>What are the ways to truncate the guard bits?</p> <p>There are several ways to truncate the guard bits:</p> <ol style="list-style-type: none"> 1) Chopping 2) Von Neumann rounding 3) Rounding 	C204.2	BTL1
	<p>What are generate and propagate function?</p> <p>The generate function is given by $G_i = x_i y_i$ and The propagate function is given as $P_i = x_i \oplus y_i$.</p>	C204.2	BTL1
	<p>In floating point numbers when so you say that an underflow or overflow has occurred?</p> <p>In single precision numbers when an exponent is less than -126 then we say that an underflow has occurred. In single precision numbers when an exponent is less than +127 then we say that an overflow has occurred.</p>	C204.2	BTL3

	<p>Define Von Neumann Rounding. If the least significant bit of the retained bits is 1, the least significant bit of the retained bits is set to 1 otherwise nothing is changed in retained bits and simply guard bits are dropped. For example, ARM added more than 100 instructions in the NEON multimedia instruction extension to support sub-word parallelism, which can be used either with ARMv7 or ARMv8. .Multiply $100010_{10} * 100110_{10}$.</p>	C204.2	BTL1
	<p>Write the algorithm for restoring division. n- Restoring Division Algorithm Step 1: Do the following n times: If the sign of A is 0, shift A and Q left one bit position and subtract M from A; otherwise, shift A and Q left and add M to A. Now, if the sign of A is 0, set q₀ to 1; otherwise, set q₀ to 0. Step 2: If the Sign of A is 1, add M to A.</p>	C204.2	BTL1
	<p>Define Exception Also called interrupt. An unscheduled event that disrupts program execution; used to detect overflow.</p>	C204.2	BTL1
	<p>Define Interrupt An exception that comes from outside of the processor. (Some architectures use the term <i>interrupt</i> for all exceptions.)</p>	C204.2	BTL1
	<p>Multiplying 1000_{10} by 1001_{10}:</p> $ \begin{array}{r} \text{Multiplicand} \quad 1000_{10} \\ \text{Multiplier} \quad \times \quad 1001_{10} \\ \hline 1000 \\ 0000 \\ 0000 \\ 1000 \\ \hline \text{Product} \quad 1001000_{10} \end{array} $	C204.2	BTL1

rite the multiplication algorithm.



C204.2

BTL1

Divide $1,001,010_{ten}$ by 1000_{ten} :

$$\begin{array}{r}
 \text{Quotient} \\
 1001_{ten} \\
 \text{Divisor } 1000_{ten} \overline{)1001010_{ten}} \quad \text{Dividend} \\
 \underline{-1000} \\
 10 \\
 101 \\
 1010 \\
 \underline{-1000} \\
 10_{ten} \quad \text{Remainder}
 \end{array}$$

C204.2


BTL1

	<p>rite the division algorithm.</p> <pre> graph TD Start([Start]) --> Step1[1. Subtract the Divisor register from the Remainder register and place the result in the Remainder register] Step1 --> Test{Test Remainder} Test -- "Remainder ≥ 0" --> Step2a[2a. Shift the Quotient register to the left, setting the new rightmost bit to 1] Test -- "Remainder < 0" --> Step2b[2b. Restore the original value by adding the Divisor register to the Remainder register and placing the sum in the Remainder register. Also shift the Quotient register to the left, setting the new least significant bit to 0] Step2a --> Step3[3. Shift the Divisor register right 1 bit] Step2b --> Step3 Step3 --> Test33{33rd repetition?} Test33 -- "No: < 33 repetitions" --> Test Test33 -- "Yes: 33 repetitions" --> Done([Done]) </pre>	C204.2	BTL1
	<p>Define Scientific notation A notation that renders numbers with a single digit to the left of the decimal point. $0.1_{ten} \times 10^{-8}$</p>	C204.2	BTL1
	<p>Define Normalized notation A number in floating-point notation that has no leading 0s.</p>	C204.2	BTL1
	<p>Define Overflow in floating-point. A situation in which a positive exponent becomes too large to fit in the exponent field.</p>	C204.2	BTL1
	<p>Define Underflow in floating-point A situation in which a negative exponent becomes too large to fit in the exponent field</p>	C204.2	BTL1

Write The algorithm for binary floating-point addition that follows this decimal example.

C204.2

BTL1



rite The algorithm for binary floating-point addition that follows this decimal example

C204.2

BTL1

	<pre> graph TD Start([Start]) --> Step1[1. Add the biased exponents of the two numbers, subtracting the bias from the sum to get the new biased exponent] Step1 --> Step2[2. Multiply the significands] Step2 --> Step3[3. Normalize the product if necessary, shifting it right and incrementing the exponent] Step3 --> Dec1{Overflow or underflow?} Dec1 -- Yes --> Exception([Exception]) Dec1 -- No --> Step4[4. Round the significand to the appropriate number of bits] Step4 --> Dec2{Still normalized?} Dec2 -- No --> Step3 Dec2 -- Yes --> Step5[5. Set the sign of the product to positive if the signs of the original operands are the same; if they differ make the sign negative] Step5 --> Done([Done]) </pre>		
	<p>What are the floating point instructions supported by MIPS? Floating-point addition, single (add.s) and addition, double (add.d) ■ Floating-point subtraction, single (sub.s) and subtraction, double (sub.d) ■ Floating-point multiplication, single (mul.s) and multiplication, double (mul.d) ■ Floating-point division, single (div.s) and division, double (div.d)</p>	C204.2	BTL1
	<p>Define Biased Notation: With the bias being the number subtracted from the normal, unsigned representation to determine the real value. Bias of 127 for single precision, so an exponent of -1 is represented by the bit pattern of the value $-1+127_{ten}$, or $126_{ten}=0111\ 1110_{two}$, and $+1$ is represented by $1+127$, or $128_{ten}=1000\ 0000_{two}$. The exponent bias for double precision is 1023. Biased exponent is $(-1)^s \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$</p>	C204.2	BTL1

	<p>What are the advantages to represent number in IEEE format:</p> <ol style="list-style-type: none"> 1. It simplifies exchange of data that includes floating-point numbers; 2. it simplifies the floating-point arithmetic algorithms to know that numbers will always be in this form; and <p>increases the accuracy of the numbers that can be stored in a word, since the unnecessary leading 0s are replaced by real digits to the right of the binary point</p>	C204.2	BTL1
	<p>State Rules for floating point addition.(APR/MAY 2017) Assume that only four decimal digits of the significand and two decimal digits of the exponent.</p> <p>Step 1: Align the decimal point of the number that has the smaller exponent</p> <p>Step 2: addition of the significands:</p> <p>Step 3: This sum is not in normalized scientific notation, so adjust it:</p> <p>Step 4: Since the significand can be only four digits long (excluding the sign), we round the number. truncate the number if the digit to the right of the desired point .</p>	C204.2	BTL1

PART-B

Q. No.	Questions	CO	Bloom's Level
1.	Explain the sequential version of Multiplication algorithm in detail with diagram hardware and examples (APRIL/MAY2015) (<i>Page.No:183-188</i>)	C204.2	BTL5
2.	Discuss in detail about division algorithm in detail with diagram and examples(16) NOV/DEC15,NOV/DEC 2016,nov/dec 2017,APR/MAY2018 (<i>Page.No:189-196</i>)	C204.2	BTL6
3.	Explain how floating point addition is carried out in a computer system.Give example for a binary floating point addition(APRIL/MAY2015) (<i>Page.No:203-206</i>)	C204.2	BTL5
4.	Explain in detail about floating point multiplication(<i>Page.No:206-211</i>)	C204.2	BTL5
5.	Multiply the following pair of signed 2's complement numbers : A = 010111, B = 101100 (Refer notes.)	C204.2	BTL2
6.	Add the numbers 0.5 and -0.4375 using binary Floating point Addition algorithm(NOV/DEC 2017) (Refer notes.)	C204.2	BTL2
7.	. Multiply $1.10_{10} \times 101010$ and 9.200×10^{-5} using binary Floating point multiplication (Refer notes.)	C204.2	BTL2
8.	Calculate the division of A and B A : 3.264×10^3 B: 6.52×10^2 (Refer notes.)	C204.2	BTL2
9.	Show the IEEE 754 binary representation of the number -0.75 in single and double precision (Refer notes.)	C204.2	BTL2

10.	Briefly explain Carry lookahead adder(NOV/DEC2014) (6) (<i>Page.No:718-719</i>)	C204.2	BTL2
11.	Multiply the following pair of signed nos.using Booth's bit –pair recoding of the multiplier A=+13 (multiplicand) and b=-6(multiplier) (NOV/DEC2014) (<i>Refer notes.</i>)	C204.2	BTL2
12.	Discuss in detail about multiplication algorithm with suitable examples and diagram(16) NOV/DEC 15 (<i>Page.No:183-188</i>)	C204.2	BTL6
13.	Explain briefly about floating point addition and subtraction algorithms.(16) MAY/JUNE 16 (<i>Page.No:203-206</i>)	C204.2	BTL5
14.	Explain Booth Multiplication algorithm with suitable example(16) MAY/JUNE2016,NOV/DEC 2016 (<i>Refer notes</i>)	C204.2	BTL5
15.	What is the disadvantage of ripple carry addition and how it is overcome in carry look ahead adder and draw the logic circuit CLA. NOV/DEC 2016 (<i>Page.No:708-710</i>)	C204.2	BTL1

PART-A

Q. No.	Questions	CO	Bloom's Level
	What is pipelining? The technique of overlapping the execution of successive instruction for substantial improvement in performance is called pipelining.	C204.3	BTL1
	What is and precise exception? A precise exception is one in which all instructions prior to the faulting instruction are complete and instruction following the faulting instruction,	C204.3	BTL1

	including the faulty instruction; do not change the state of the machine.		
	<p>Define processor cycle in pipelining.</p> <p>The time required between moving an instruction one step down the pipeline is a processor cycle.</p>	C204.3	BTL1
	<p>What is meant by pipeline bubble?(NOV/DEC 2016)</p> <p>To resolve the hazard the pipeline is stall for 1 clock cycle. A stall is commonly called a pipeline bubble, since it floats through the pipeline taking space but carrying no useful work.</p>	C204.3	BTL1
	<p>What is pipeline register delay?</p> <p>Adding registers between pipeline stages me adding logic between stages and setup and hold times for proper operations. This delay is known as pipeline register delay.</p>	C204.3	BTL1
	<p>What are the major characteristics of a pipeline?</p> <p>The major characteristics of a pipeline are:</p> <ol style="list-style-type: none"> 1. Pipelining cannot be implemented on a single task, as it works by splitting multiple tasks into a number of subtasks and operating on them simultaneously. <p>The speedup or efficiency achieved by suing a pipeline depends on the number of pipe stages and the number of available tasks that can be subdivided</p>	C204.3	BTL6
	<p>What is data path?(NOV/DEC 2016,APR/MAY2018)</p> <p>As instruction execution progress data are transferred from one instruction to another, often passing through the ALU to perform some arithmetic or logical operations. The registers, ALU, and the interconnecting bus are collectively referred as the data path.</p>	C204.3	BTL6
	<p>What is a pipeline hazard and what are its types?</p> <p>Any condition that causes the pipeline to stall is called hazard. They are also called as stalls or bubbles. The various pipeline hazards are:</p> <p>Hazard Control Hazard</p>	C204.3	BTL1
	<p>What is Instruction or control hazard?</p> <p>The pipeline may be stalled because of a delay in the availability of an instruction. For example, this may be a result of a miss in the cache, requiring the instruction to be fetched from the main memory. Such hazards are often called control hazards or instruction hazard.</p>	C204.3	BTL1

	<p>Define structural hazards.</p> <p>This is the situation when two instruction require the use of a given hardware resource at the same time. The most common case in which this hazard may arise is in access to memory</p>	C204.3	BTL1
	<p>What is side effect?</p> <p>When a location other than one explicitly named in an instruction as a destination operand is affected, the instruction is said to have a side effect</p>	C204.3	BTL1
	<p>What do you mean by branch penalty?</p> <p>The time lost as a result of a branch instruction is often referred to as branch penalty</p>	C204.3	BTL1
	<p>What is branch folding?</p> <p>When the instruction fetch unit executes the branch instruction concurrently with the execution of the other instruction, then this technique is called branch folding.</p>	C204.3	BTL1
	<p>What do you mean by delayed branching?</p> <p>Delayed branching is used to minimize the penalty incurred as a result of conditional branch instruction. The location following the branch instruction is called delay slot. The instructions in the delay slots are always fetched and they are arranged such that they are fully executed whether or not branch is taken. That is branching takes place one instruction later than where the branch instruction appears in the instruction sequence in the memory hence the name delayed branching</p>	C204.3	BTL1
	<p>Define exception and interrupt. Dec 2012,NOV/DEC 14,MAY/JUNE 2016,APR/MAY2018)) Exception: The term exception is used to refer to any event that causes an interruption.</p> <p>Interrupt:</p> <p>An exception that comes from outside of the processor. There are two types of interrupt. 1. Imprecise interrupt and 2.Precise interrupt</p>	C204.3	BTL1

	<p>Why is branch prediction algorithm needed? Differentiate between the static and dynamic techniques. (May 2013, APR/MAY 2015, NOV/DEC 15)</p> <p>The branch instruction will introduce branch penalty which would reduce the gain in performance expected from pipelining. Branch instructions can be handled in several ways to reduce their negative impact on the rate of execution of instructions. Thus the branch prediction algorithm is needed.</p> <p>Static Branch prediction</p> <p>The static branch prediction, assumes that the branch will not take place and to continue to fetch instructions in sequential address order.</p> <p>Dynamic Branch prediction</p> <p>The idea is that the processor hardware assesses the likelihood of a given branch being taken by keeping track of branch decisions every time that instruction is executed. The execution history used in predicting the outcome of a given branch instruction is the result of the most recent execution of that instruction.</p>	C204.3	BTL1
	<p>What is branch Target Address?</p> <p>The address specified in a branch, which becomes the new program counter, if the branch is taken. In MIPS the branch target address is given by the sum of the offset field of the instruction and the address of the instruction following the branch</p>	C204.3	BTL1
	<p>How do control instructions like branch, cause problems in a pipelined processor?</p> <p>Pipelined processor gives the best throughput for sequenced line instruction. In branch instruction, as it has to calculate the target address, whether the instruction jump from one memory location to other. In the meantime, before calculating the larger, the next sequence instructions are got into the pipelines, which are rolled back, when target is calculated.</p>	C204.3	BTL1
	<p>What is meant by super scalar processor?</p> <p>Super scalar processors are designed to exploit more instruction level parallelism in user programs. This means that multiple functional units are used. With such an arrangement it is possible to start the execution of several instructions in every clock cycle. This mode of operation is called super scalar execution.</p>	C204.3	BTL1
	<p>Define pipeline speedup. [APR/MAY 2012] (A.U.NOV/DEC 2012)</p> <p>Speed up is the ratio of the average instruction time without pipelining to the average instruction time with pipelining. Average instruction time without pipelining Speedup= Average instruction time with pipelining</p>	C204.3	BTL1


	<p>What is Vectorizer? The process to replace a block of sequential code by vector instructions is called vectorization. The system software, which generates parallelism, is called as vectorizing compiler.</p>	C204.3	BTL1
	<p>What is pipelined computer? When hardware is divided in to a number of sub units so as to perform the sub operations in an overlapped fashion is called as a pipelined computer.</p>	C204.3	BTL1
	<p>List the various pipelined processors. 8086, 8088, 80286, 80386. STAR 100, CRAY 1 and CYBER 205 etc</p>	C204.3	BTL1
	<p>Classify the pipeline computers. Based on level of processing → processor pipeline, instruction pipeline, arithmetic pipelines Based on number of functions→ Uni-functional and multi functional pipelines. Based on the configuration → Static and Dynamic pipelines and linear and non linear pipelines Based on type of input→ Scalar and vector pipelines. Asf</p>	C204.3	BTL1
	<p>Define Pipeline speedup. (Nov/Dec 2013) The ideal speedup from a pipeline is equal to the number of stages in the pipeline. <u>Time per instruction on unpipelined machine</u> Number of pipe stages</p>	C204.3	BTL1
	<p>Write down the expression for speedup factor in a pipelined architecture. [MAY/JUNE '11] The speedup for a pipeline computer is $S = (k + n - 1) t_p$ Where, $K \rightarrow$ number of segments in a pipeline, $N \rightarrow$ number of instructions to be executed. $T_p \rightarrow$ cycle time</p>	C204.3	BTL1

	<p>What are the problems faced in instruction pipeline.</p> <p>Resource conflicts → Caused by access to the memory by two at the same time. Most of the conflicts can be resolved by using separate instruction and data memories.</p> <p>Data dependency → Arises when an instruction depends on the results of the previous instruction but this result is not yet available.</p> <p>Branch difficulties → Arises from branch and other instruction that change the value of PC (Program Counter).</p>	C204.3	BTL1
	<p>What is meant by vectored interrupt? (Nov/Dec 2013)</p> <p>An interrupt for which the address to which control is transferred is determined by the cause of the exception.</p>	C204.3	BTL1
	<p>What is the need for speculation?NOV/DEC 2014</p> <p>One of the most important methods for finding and exploiting more ILP is speculation. It is an approach whereby the compiler or processor guesses the outcome of an instruction to remove it as dependence in executing other instructions. For example, we might speculate on the outcome of a branch, so that instructions after the branch could be executed earlier.</p> <p>Speculation (also known as <i>speculative loading</i>), is a process implemented in Explicitly Parallel Instruction Computing (EPIC) processors and their compilers to reduce processor-memory exchanging bottlenecks or latency by putting all the data into memory in advance of an actual load instruction</p>	C204.3	BTL3
	<p>Define Imprecise, Precise interrupt</p> <hr/> <p>Imprecise interrupt</p> <p>Also called imprecise exception. Interrupts or exceptions in pipelined computers that are not associated with the exact instruction that was the cause of the interrupt or exception.</p> <p>Precise interrupt</p> <hr/> <p>Also called precise exception. An interrupt or exception that is always associated with the correct instruction in pipelined computers</p>	C204.3	BTL1
	<p>What are the advantages of pipelining?MAY/JUNE 2016</p> <p>The cycle time of the processor is reduced; increasing the instruction throughput. Some combinational circuits such as adders or multipliers can be made faster by adding more circuitry. If pipelining is used instead, it can save circuitry vs. a more complex combinational circuit.</p>	C204.3	BTL1
	<p>What is Program counter (PC)(Fetching)</p> <hr/> <p>The register containing the address of the instruction in the program being executed</p>	C204.3	BTL1

	<p>What is Adder: An adder is needed to compute the next instruction address. The adder is an ALU wired to always add its two 32-bit inputs and place the sum on its output.</p>	C204.3	BTL1										
	<p>What is Register file(decoding): A state element that consists of a set of registers that can be read and written by supplying a register number to be accessed.</p>	C204.3	BTL1										
	<p>Define Sign-extend in data path. To increase the size of a data item by replicating the high-order sign bit of the original data item in the high-order bits of the larger, destination data item. a unit to sign-extend the 16-bit offset field in the instruction to a 32-bit signed value</p>	C204.3	BTL1										
	<p>Define Shifter: ■ The jump instruction operates by replacing the lower 28 bits of the PC with the lower 26 bits of the instruction shifted left by 2 bits. Simply concatenating 00 to the jump offset accomplishes this shift</p>	C204.3	BTL1										
	<p>What is Delayed branch? A type of branch where the instruction immediately following the branch is always executed, independent of whether the branch condition is true or false.</p>	C204.3	BTL1										
	<p>What are the control lines of MIPS functions.</p> <table border="1" data-bbox="576 1537 1112 1871"> <thead> <tr> <th>ALU control lines</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0000</td> <td>AND</td> </tr> <tr> <td>0001</td> <td>OR</td> </tr> <tr> <td>0010</td> <td>add</td> </tr> <tr> <td>0110</td> <td>sub</td> </tr> </tbody> </table>	ALU control lines	Function	0000	AND	0001	OR	0010	add	0110	sub	C204.3	BTL1
ALU control lines	Function												
0000	AND												
0001	OR												
0010	add												
0110	sub												

		0111	Set less than																											
		1100	NOR																											
	Define Don't-care term	An element of a logical function in which the output does not depend on the values of all the inputs			C204.3	BTL1																								
	What are the Function of seven control lines?	<table border="1"> <thead> <tr> <th>Signal name</th> <th>Effect when deasserted</th> <th>Effect when asserted</th> </tr> </thead> <tbody> <tr> <td>RegDst</td> <td>The register destination number for the Write register comes from the rt field (bits 20:16).</td> <td>The register destination number for the Write register comes from the rd field (bits 15:11).</td> </tr> <tr> <td>RegWrite</td> <td>None.</td> <td>The register on the Write register input is written with the value on the Write data input.</td> </tr> <tr> <td>ALUSrc</td> <td>The second ALU operand comes from the second register file output (Read data 2).</td> <td>The second ALU operand is the sign-extended, lower 16 bits of the instruction.</td> </tr> <tr> <td>PCSrc</td> <td>The PC is replaced by the output of the adder that computes the value of PC + 4.</td> <td>The PC is replaced by the output of the adder that computes the branch target.</td> </tr> <tr> <td>MemRead</td> <td>None.</td> <td>Data memory contents designated by the address input are put on the Read data output.</td> </tr> <tr> <td>MemWrite</td> <td>None.</td> <td>Data memory contents designated by the address input are replaced by the value on the Write data input.</td> </tr> <tr> <td>MemtoReg</td> <td>The value fed to the register Write data input comes from the ALU.</td> <td>The value fed to the register Write data input comes from the data memory.</td> </tr> </tbody> </table>			Signal name	Effect when deasserted	Effect when asserted	RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).	RegWrite	None.	The register on the Write register input is written with the value on the Write data input.	ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, lower 16 bits of the instruction.	PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.	MemRead	None.	Data memory contents designated by the address input are put on the Read data output.	MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.	MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.	C204.3	BTL1
Signal name	Effect when deasserted	Effect when asserted																												
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).																												
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.																												
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, lower 16 bits of the instruction.																												
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.																												
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.																												
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.																												
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.																												
	What are the Disadvantages of single cycle implementation?	<ul style="list-style-type: none"> Although the single-cycle design will work correctly, it would not be used in modern designs because it is inefficient. Although the CPI is 1 the overall performance of a single-cycle implementation is likely to be poor, since the clock cycle is too long. The penalty for using the single-cycle design with a fixed clock cycle is significant. To implement the floating-point unit or an instruction set with more complex instructions, this single-cycle design wouldn't work well. A single-cycle implementation thus violates the great idea of making the 			C204.3	BTL1																								

	common case fast.		
	<p>What is Structural hazard?</p> <p>When a planned instruction cannot execute in the proper clock cycle because the hardware does not support the combination of instructions that are set to execute.</p> <p>If there is a single memory instead of two memories. If the pipeline had a fourth instruction, that in the same clock cycle the first instruction is accessing data from memory while the fourth instruction is fetching an instruction from that same memory. Without two memories, pipeline could have a structural hazard.</p> <p><u>To avoid structural hazards</u></p> <ul style="list-style-type: none"> • When designing a pipeline designer can change the design By providing sufficient resources 	C204.3	BTL1
	<p>Define Data Hazards. .(APR/MAY 2017)</p> <p>Data hazard is also called a pipeline data hazard. When a planned instruction cannot execute in the proper clock cycle because data that is needed to execute the instruction is not yet available.</p> <ul style="list-style-type: none"> • In a computer pipeline, data hazards arise from the dependence of one instruction on an earlier one that is still in the pipeline • <u>Example:</u> add instruction followed immediately by a subtract instruction that uses the sum (\$s0): add\$s0, \$t0, \$t1 sub\$t2, \$s0, \$t3 	C204.3	BTL1
	<p><u>Define data Forwarding</u></p> <p>Forwarding is also called as bypassing. A method of resolving a data hazard by retrieving the missing data element from internal buffers rather than waiting for it to arrive from programmer-visible registers or memory.</p>	C204.3	BTL1
	<p><u>Define load-use data hazard</u></p> <p>A specific form of data hazard in which the data being loaded by a load instruction has not yet become available when it is needed by another instruction</p>	C204.3	BTL1

	<p>Define Pipeline stall</p> <p>Pipeline stall is also called as bubble. A stall initiated in order to resolve a hazard.</p> 	C204.3	BTL1
	<p>What is Control Hazard?</p> <p>Control hazard is also called as branch hazard. When the proper instruction cannot execute in the proper pipeline clock cycle because the instruction that was fetched is not the one that is needed; that is, the flow of instruction addresses is not what the pipeline expected.</p>	C204.3	BTL1
	<p>What are the Schemes for resolving control hazards ?</p> <ol style="list-style-type: none"> 1. Assume Branch Not Taken: 2. Reducing the Delay of Branches: 3. Dynamic Branch Prediction: 	C204.3	BTL1
	<p>Define Branch delay slot</p> <p>The slot directly after a delayed branch instruction, which in the MIPS architecture is filled by an instruction that does not affect the branch.</p>	C204.3	BTL1
	<p>Define Correlating , Tournament branch predictor</p> <p>Correlating predictor A branch predictor that combines local behavior of a particular branch and global information about the behavior of some recent number of executed branches.</p> <p>Tournament branch predictor A branch predictor with multiple predictions for each branch and a selection mechanism that chooses which predictor to enable for a given branch</p>	C204.3	BTL1

	Name control signal to perform arithmetic operation.(APR/MAY 2017) 1.Regdst 2.Regwrite 3.ALU Src	C204.3	BTL1
52	what is ideal cycle per instruction in pipelining?(APR/MAY 2018) With pipelining, a new instruction is fetched every clock cycle by exploiting instruction-level parallelism, therefore, since one could theoretically have five instructions in the five pipeline stages at once (one instruction per stage), a different instruction would complete stage 5 in every clock cycle	C204.3	BTL1

PART-B

Q. No.	Questions	CO	Bloom's Level
1.	Explain the basic MIPS implementation with binary multiplexers and control lines(16) NOV/DEC 15 (Page.No:244-251)	C204.3	BTL5
2.	What is hazards ?Explain the different types of pipeline hazards with suitable examples.(NOV/DEC2014,APRIL/MAY2015,MAY/JUNE 2016,NOV/DEC2017) (Page.No:303-324)	C204.3	BTL5
3.	Explain how the instruction pipeline works. What are the various situations where an instruction pipeline can stall? Illustration with an example? NOV/DEC 2015,NOV/DEC 2016.(Page.No:301-302)	C204.3	BTL5
4.	Explain data path in detail(NOV/DEC 14,NOV/DEC2017) (Page.No:251-259)	C204.3	BTL5
5.	Explain dynamic branch prediction .(Page.No:321-323)	C204.3	BTL5
6.	Explain in detail How exceptions are handled in MIPS architecture.(APRIL/MAY2015) .(Page.No:325-332)	C204.3	BTL5
7.	Explain in detail about building a datapath(NOV/DEC2014 (Page.No:251-259)	C204.3	BTL5
8.	Explain in detail about control implementation scheme(APR/MAY 2018) (Page.No:259-271)	C204.3	BTL5

9.	What is pipelining? Discuss about pipelined datapath and control(16)MAY/JUNE2016 (<i>Page.No</i> :286-303)	C204.3	BTL6
10.	Why is branch prediction algorithm needed? Differentiate between static and dynamic techniques? NOV/DEC 2016 .(<i>Page.No:321-323</i>)	C204.3	BTL3
11.	Design a simple path with control implementation and explain in detail(MAY/JUN 2018) (<i>Page.No:251-271</i>)	C204.3	BTL6
12.	Discuss the limitation in implementing the processor path. Suggest the methods to overcome them(NOV/DEC 2018) (Refer notes)	C204.3	BTL6
13.	When processor designers consider a possible improvement to the processor datapath, the decision usually depends on the cost/performance trade-off . In the following three problems, assume that we are starting with a datapath where I-Mem, Add, Mux, ALU, Regs, D-Mem, and Control blocks have latencies of 400 ps, 100 ps, 30 ps, 120 ps, 200 ps, 350 ps, and 100 ps, respectively, and costs of 1000, 30, 10, 100, 200, 2000, and 500, respectively. Consider the addition of a multiplier to the ALU. This addition will add 300 ps to the latency of the ALU and will add a cost of 600 to the ALU. The result will be 5% fewer instructions executed since we will no longer need to emulate the MUL instruction. 1 What is the clock cycle time with and without this improvement? 2 What is the speedup achieved by adding this improvement? 3 Compare the cost/performance ratio with and without this improvement. (Refer notes)	C204.3	BTL5
14.	For the problems in this exercise, assume that there are no pipeline stalls and that the breakdown of executed instructions is as follows: add addi not beq lw sw 20% 20% 0% 25% 25% 10% 14.1 In what fraction of all cycles is the data memory used? 14.2 In what fraction of all cycles is the input of the sign-extend circuit needed? What is this circuit doing in cycles in which its input is not needed? (Refer notes)	C204.3	BTL3
15.	Consider the following loop. loop:lw r1,0(r1) and r1,r1,r2 lw r1,0(r1) lw r1,0(r1) beq r1,r0,loop Assume that perfect branch prediction is used (no stalls due to control hazards), that there are no delay slots, and that the pipeline has full forwarding support. Also assume that many iterations of this loop are executed before the loop exits. (Refer notes)	C204.3	BTL3

PART-A

Q. No.	Questions	CO	Bloom's Level
	<p>What is Instruction level parallelism?NOV/DEC 2015,NOV/DEC 2016, (APR/MAY 2017)</p> <p>ILP is a measure of how many of the operations in a computer program can be performed simultaneously. The potential overlap among instructions is called instruction level parallelism</p>	C204.4	BTL1
	<p>What are the various types of Dependences in ILP.</p> <ul style="list-style-type: none"> ● Data Dependences ● Name Dependences ● Control Dependences 	C204.4	BTL1
	<p>What is multiprocessors? Mention the categories of multiprocessors?</p> <p>Multiprocessor is the use of two or more central processing units (CPUs) within a single computer system. It is used to increase performance and improve availability. The different categories are SISD, SIMD, MIMD</p>	C204.4	BTL1
	<p>Define Static multiple issue and Dynamic multiple issue.</p> <p>Static multiple issue -An approach to implementing a multiple-issue processor where many decisions are made by the compiler before execution.</p> <p>Dynamic multiple issue -An approach to implementing a multiple-issue processor where many decisions are made during execution by the processor.</p>	C204.4	BTL1
	<p>What is Speculation?</p> <p>An approach whereby the compiler or processor guesses the outcome of an instruction to remove it as dependence in executing other instructions</p>	C204.4	BTL1
	<p>Define Use latency.</p> <p>Number of clock cycles between a load instruction and an instruction that can use the result of the load with-out stalling the pipeline</p>	C204.4	BTL6

	<p>What is Loop unrolling? A technique to get more performance from loops that access arrays, in which multiple copies of the loop body are made and instructions from different iterations are scheduled together</p>	C204.4	BTL6
	<p>Define Register renaming. The renaming of registers by the compiler or hardware to remove anti-dependences</p>	C204.4	BTL1
	<p>What is Superscalar and Dynamic pipeline schedule? Superscalar-An advanced pipelining technique that enables the processor to execute more than one instruction per clock cycle by selecting them during execution. Dynamic pipeline schedule-Hardware support for reordering the order of instruction execution so as to avoid stalls.</p>	C204.4	BTL1
	<p>Define Commit unit. The unit in a dynamic or out-of-order execution pipeline that decides when it is safe to release the result of an operation to programmer visible registers and memory</p>	C204.4	BTL1
	<p>What is Reservation station? A buffer within a functional unit that holds the operands and the operation.</p>	C204.4	BTL1
	<p>Define Reorder buffer? The buffer that holds results in a dynamically scheduled processor until it is safe to store the results to memory or a register</p>	C204.4	BTL1
	<p>Define Out of order execution. A situation in pipelined execution when an instruction blocked from executing does not cause the following instructions to wait</p>	C204.4	BTL1
	<p>What is In order commit? A commit in which the results of pipelined execution are written to the programmer visible state in the same order that instructions are fetched</p>	C204.4	BTL1
	<p>Define Strong scaling and weak scaling. APRIL/MAY 2015, NOV/DEC 2017 Strong scaling Speed-up achieved on a multi-processor without increasing the size of the problem. Weak scaling. Speed-up achieved on a multi-processor while increasing the size of the problem proportionally to the increase in the number of processors.</p>	C204.4	BTL1

	<p>Define Single Instruction, Single Data stream(SISD) A sequential computer which exploits no parallelism in either the instruction or data streams. Single control unit (CU) fetches single Instruction Stream (IS) from memory. The CU then generates appropriate control signals to direct single processing element (PE) to operate on single Data Stream (DS) i.e. one operation at a time. Examples of SISD architecture are the traditional uniprocessor machines like a PC</p>	C204.4	BTL1
	<p>Define Single Instruction, Multiple Data streams(SIMD) and Multiple Instruction, Single Data stream (MISD). Single Instruction, Multiple Data streams (SIMD) A computer which exploits multiple data streams against a single instruction stream to perform operations which may be naturally parallelized. For example, an <u>array processor</u> or <u>GPU</u>.</p>	C204.4	BTL1
	<p>Define Multiple Instruction, Multiple Data streams(MIMD) and Single program multiple data streams . Multiple Instruction, Multiple Data streams (MIMD) Multiple autonomous processors simultaneously executing different instructions on different data. Distributed systems are generally recognized to be MIMD architectures; either exploiting a single shared memory space or a distributed memory space. A multi-core superscalar processor is an MIMD processor. Single program multiple data streams : Multiple autonomous processors simultaneously executing the same program on different data.</p>	C204.4	BTL1
	<p>Define multithreading.(NOV/DEC2014,NOV/DEC 2016) Multithreading is the ability of a program or an operating system to serve more than one user at a time and to manage multiple simultaneous requests without the need to have multiple copies of the programs running within the computer. To support this, central processing units have hardware support to efficiently execute multiple threads</p>	C204.4	BTL1
	<p>What are Fine grained multithreading and Coarse grained multithreading?MAY/JUNE 2016,NOV/DEC2017 Fine grained multithreading Switches between threads on each instruction, causing the execution of multiple threads to be interleaved, - Usually done in a round-robin fashion, skipping any stalled</p>	C204.4	BTL1

	<p>threads</p> <ul style="list-style-type: none"> - CPU must be able to switch threads every clock <p>Coarse grained multithreading</p> <p>Switches threads only on costly stalls, such as L2 cache misses</p>		
	<p>What is multiple issue? Write any two approaches.</p> <p>Multiple issue is a scheme whereby multiple instructions are launched in one clock cycle. It is a method for increasing the potential amount of instruction-level parallelism. It is done by replicating the internal components of the computer so that it can launch multiple instructions in every pipeline stage. The two approaches are: 1. Static multiple issue (at compile time) 2. Dynamic multiple issue (at run time)</p>	C204.4	BTL1
	<p>What is meant by speculation? what is the need for speculation(NOV/DEC2014)</p> <p>One of the most important methods for finding and exploiting more ILP is speculation. It is an approach whereby the compiler or processor guesses the outcome of an instruction to remove it as dependence in executing other instructions. For example, we might speculate on the outcome of a branch, so that instructions after the branch could be executed earlier.</p> <p>Speculation (also known as <i>speculative loading</i>), is a process implemented in Explicitly Parallel Instruction Computing (EPIC) processors and their compilers to reduce processor-memory exchanging bottlenecks or latency by putting all the data into memory in advance of an actual load instruction</p>	C204.4	BTL1
	<p>Define – Static Multiple Issue</p> <p>Static multiple issue is an approach to implement a multiple-issue processor where many decisions are made by the compiler before execution.</p>	C204.4	BTL1
	<p>What is meant by anti-dependence? How is it removed?</p> <p>Anti-dependence is an ordering forced by the reuse of a name, typically a register, rather than by a true dependence that carries a value between two instructions. It is also called as name dependence. Register renaming is the technique used to remove anti-dependence in which the registers are renamed by the compiler or hardware</p>	C204.4	BTL1
	<p>What is meant by loop unrolling?</p> <p>An important compiler technique to get more performance from loops is loop unrolling, where multiple copies of the loop body are made. After unrolling, there is more ILP available by overlapping instructions from different iterations</p>	C204.4	BTL1

	<p>Differentiate UMA from NUMA. (APRIL/MAY2015) Uniform memory access (UMA) is a multiprocessor in which latency to any word in main memory is about the same no matter which processor requests the access. Non uniform memory access (NUMA) is a type of single address space multiprocessor in which some memory accesses are much faster than others depending on which processor asks for which word.</p>	C204.4	BTL1
	<p>What is flynn's classification? NOV/DEC 2014, NOV/DEC 2017, APR/MAY 2018) Michael Flynn proposed a classification for computer architectures based on the number of instruction streams and data streams Single Instruction, Single Data stream (SISD) Single instruction, multiple data (SIMD) Multiple instruction, single data (MISD) Multiple instruction, multiple data (MIMD)</p>	C204.4	BTL1
	<p>Define A super scalar processor? NOV/DEC 2015 Super scalar processors are designed to exploit more instruction level parallelism in user programs. This means that multiple functional units are used. With such an arrangement it is possible to start the execution of several instructions in every clock cycle. This mode of operation is called super scalar execution.</p>	C204.4	BTL1
	<p>state the need for Instruction Level Parallelism? MAY/JUNE 2016 Instruction-level parallelism (ILP-) is a measure of how many of the operations in a computer program can be performed simultaneously. The potential overlap among instructions is called instruction level parallelism. There are two approaches to instruction level parallelism: Hardware, Software</p>	C204.4	BTL3
	<p>What are symmetric multi-core processor and asymmetric multi-core processor? A symmetric multi-core processor is one that has multiple cores on a single chip, and all of those cores are identical. Example: Intel Core In an asymmetric multi-core processor, the chip has multiple cores onboard, but the cores might be different designs. Each core will have different capabilities</p>	C204.4	BTL1
	<p>Define Multicore processors. A multi-core processor is a processing system composed of two or more independent cores. The cores are typically integrated onto a single integrated circuit die or they may be integrated onto multiple dies in a single chip package.</p>	C204.4	BTL1

	<p>Define cluster. Group of independent servers (usually in close proximity to one another) interconnected through a dedicated network to work as one centralized data processing resource. Clusters are capable of performing multiple complex instructions by distributing workload across all connected servers. Clustering improves the system's availability to users, its aggregate performance, and overall tolerance to faults and component failures. A failed server is automatically shut down and its users are switched instantly to the other servers</p>	C204.4	BTL1
	<p>What is ware scale computer? A cluster is a collection of desktop computers or servers connected together by a local area network to act as a single larger computer. A warehouse-scale computer (WSC) is a cluster comprised of tens of thousands of servers</p>	C204.4	BTL1
	<p>What is message passing multiprocessor? Message passing systems provide alternative methods for communication and movement of data among multiprocessors (compared to shared memory multiprocessor systems). A message passing system typically combines local memory and processor at each node of the interconnection network.</p>	C204.4	BTL1
	<p>What are the Pros and Cons of Message Passing Message sending and receiving is much slower than addition, for example • But message passing multiprocessors are much easier for hardware designers to design – Don't have to worry about cache coherency for example • The advantage for programmers is that communication is explicit, so there are fewer "performance surprises" than with the implicit communication in cache-coherent SMPs. – Message passing standard MPI (www.mpi-forum.org) • However, its harder to port a sequential program to a message passing multiprocessor since every communication must be identified in advance. – With cache-coherent shared memory the hardware figures out what data needs to be communicated</p>	C204.4	BTL1
	<p>Differentiate Explicit threads Implicit Multithreading(apr/may2017) Explicit threads User-level threads which are visible to the application program and kernel-level threads which are visible only to operating system, both are referred to as explicit threads. Implicit Multithreading Implicit Multithreading refers to the concurrent execution of multiple threads extracted from a single sequential program. Explicit Multithreading refers to the concurrent execution of instructions from different explicit threads, either by interleaving instructions from different threads on shared pipelines or by parallel execution on parallel pipelines</p>	C204.4	BTL1

	<p>What are the advantages of Speculation?</p> <ul style="list-style-type: none"> ● Speculating on certain instructions may introduce exceptions that were formerly not present. ● Example a load instruction is moved in a speculative manner, but the address it uses is not legal when the speculation is incorrect. ● Compiler-based speculation, such problems are avoided by adding special speculation support that allows such exceptions to be ignored until it is clear that they really should occur. ● In hardware-based speculation, exceptions are simply buffered until it is clear that the instruction causing them is no longer speculative and is ready to complete; at that point the exception is raised, and normal exception handling proceeds. ● Speculation can improve performance when done properly and decrease performance when done carelessly. 	C204.4	BTL1
	<p>Define issue packet</p> <p>The set of instructions that issues together in one clock cycle; the packet may be determined statically by the compiler or dynamically by the processor</p>	C204.4	BTL1
	<p>State Very Long Instruction Word (VLIW)</p> <p>A style of instruction set architecture that launches many operations that are defined to be independent in a single wide instruction, typically with many separate opcode fields</p>	C204.4	BTL1
	<p>Define use latency.</p> <p>Number of clock cycles between a load instruction and an instruction that can use the result of the load without stalling the pipeline.</p>	C204.4	BTL1
	<p>Define Name Dependence /Antidependence</p> <p>It is an ordering forced by the reuse of a name, typically a register, rather than by a true dependence that carries a value between two instructions.</p>	C204.4	BTL1
	<p>What are the Advantages of register renaming?</p> <p>Renaming the registers during the unrolling process allows the compiler to move these independent instructions subsequently so as to better schedule the code. The renaming process eliminates the name dependences, while preserving the true dependences.</p>	C204.4	BTL1

	<p>Write down the difference between this simple superscalar and a VLIW processor:</p> <ul style="list-style-type: none"> • The code, whether scheduled or not, is guaranteed by the hardware to execute correctly. • The compiled code always run correctly independent of the issue rate or pipeline structure of the processor. • In some VLIW designs, recompilation was required when moving across different processor models. • In other static issue processors, code would run correctly across different implementations, but often so poorly. 	C204.4	BTL1
	<p>Give examples of each dependence in ILP</p> <p>Data Dependence</p> <ul style="list-style-type: none"> • ReadAfterWrite(RAW) Instruction j tries to read operand before i Instr writes it I: add r1,r2,r3 J: sub r4,r1,r3 <p>anti-dependence Instr_j writes operand <i>before</i> Instr_i reads it I: sub r4,r1,r3 J: add r1,r2,r3 K: mul r6,r1,r7</p> <p>output dependence Instr_j writes operand <i>before</i> Instr_i writes it. I: sub r1,r4,r3 J: add r1,r2,r3 K: mul r6,r1,r7</p>	C204.4	BTL1
	<p>List the Advantages of Dynamic Scheduling</p> <ol style="list-style-type: none"> 1. It uses hardware-based speculation, especially for branch outcomes. By predicting the direction of a branch, a dynamically scheduled processor can continue to fetch and execute instructions along the predicted path. Because the instructions are committed in order. A speculative, dynamically scheduled pipeline can also support speculation on load addresses, allowing load-store reordering, and using the commit unit to avoid incorrect speculation. 2. Not all stalls are predictable; in particular, cache misses can cause unpredictable stalls. Dynamic scheduling allows the processor to hide some of those stalls by continuing to execute instructions while waiting for the stall to end. 3. If the processor speculates on branch outcomes using dynamic branch prediction, it cannot know the exact order of instructions at compile time, since it depends on the predicted and actual behavior of branches. 4. As the pipeline latency and issue width change from one implementation to another, the best way to compile a code sequence also changes. 5. Old code will get much of the benefit of a new implementation without the need for recompilation. 	C204.4	BTL1

	<p>Write down the Speed-up (Performance Improvement) equation.</p> <p>It tells us how much faster a task can be executed using the machine with the enhancement as compare to the original machine. It is defined as</p> $\text{Speedup} = \frac{\text{Performance for entire task using improved machine}}{\text{Performance for entire task using old machine}}$ <p>or $\text{Speedup} = \text{Fraction}_{\text{enhanced}}(F_e)$</p>	C204.4	BTL1
	<p>What are the advantages and disadvantages of SIMD.</p> <p>Advantages of SIMD</p> <ul style="list-style-type: none"> ● Reduces the cost of control unit over dozens of execution units. ● It has reduced instruction bandwidth and program memory. ● It needs only one copy of the code that is being executed simultaneously. ● SIMD works best when dealing with arrays in ‘for’ loops. Hence, for parallelism to work in SIMD, there must be a great deal of identically structured data, which is called data-level parallelism. <p>Disadvantages of SIMD</p> <ul style="list-style-type: none"> ● SIMD is at its weakest in case of switch statements, where each execution unit must perform a different operation on its data, depending on what data it has. ● Execution units with the wrong data are disabled, so that units with proper data may continue. Such situation essentially run at 1/nth performance, where ‘n’ is the number of cases. 	C204.4	BTL1
	<p>Write down the advantages and disadvantages of fine grained multithreading.</p> <p>Advantages:</p> <p>fine-grained multithreading is that it can hide the throughput losses that arise from both short and long stalls, since instructions from other threads can be executed when one thread stalls.</p> <p>Disadvantages:</p> <p>Fine-grained multithreading is that it slows down the execution of the individual threads, since a thread that is ready to execute without stalls will be delayed by instructions from other threads.</p>	C204.4	BTL1
	<p>Write down the advantages and disadvantages of coarse grained multithreading.</p> <p>Advantages:</p> <p>Advantages:</p> <ul style="list-style-type: none"> ● coarse-grained multithreading is much more useful for reducing the penalty of high-cost stalls <p>Disadvantages:</p> <ul style="list-style-type: none"> ● Coarse-grained multithreading is limited in its ability to overcome throughput losses, especially from shorter stalls. ● This limitation arises from the pipeline start-up costs of coarse-grained multithreading. Because a processor with coarse-grained multithreading issues instructions from a single thread, when a stall occurs, the pipeline must be emptied or frozen. <p>The new thread that begins executing after the stall must fill the pipeline before instructions will be able to complete</p>	C204.4	BTL1

	<p>What are the Advantages SMT.</p> <ul style="list-style-type: none"> ● Simultaneous Multithreaded Architecture is superior in performance to a multiple-issue multiprocessor (multiple-issue CMP). ● SMP boosts utilization by dynamically scheduling functional units among multiple threads. ● SMT also increases hardware design flexibility. ● SMT increases the complexity of instruction scheduling. ● With register renaming and dynamic scheduling, multiple instructions from independent threads can be issued without regard to the dependences among them; the resolution of the dependences can be handled by the dynamic scheduling capability. ● Since you are relying on the existing dynamic mechanisms, SMT does not switch resources every cycle. Instead, SMT is always executing instructions from multiple threads, leaving it up to the hardware to associate instruction slots and renamed registers with their proper threads. 	C204.4	BTL1
	<p>What are the advantages and disadvantages of multicore processor?</p> <p>advantages</p> <p>The proximity of multiple CPU cores on the same die allows the cache coherency circuitry to operate at a much higher clock rate than is possible if the signals have to travel off-chip. Combining equivalent CPUs on a single die significantly improves the performance of cache snoop (alternative: Bus snooping) operations. Put simply, this means that signals between different CPUs travel shorter distances, and therefore those signals degrade less. These higher-quality signals allow more data to be sent in a given time period, since individual signals can be shorter and do not need to be repeated as often.</p> <p>Disadvantages</p> <p>Maximizing the usage of the computing resources provided by multi-core processors requires adjustments both to the operating system (OS) support and to existing application software. Also, the ability of multi-core processors to increase application performance depends on the use of multiple threads within applications</p>	C204.4	BTL1

PART-B

Q. No.	Questions	CO	Bloom's Level
1.	<p>Explain Instruction level parallel processing state the challenges of parallel processing.(NOV/DEC2014,APR/MAY2018) -(Page.No:620-625)</p>	C204.4	BTL5
2.	<p>Explain the difficulties faced by parallel processing programs(APR/MAY 2018) (Page.No:-625-631)</p>	C204.4	BTL2
3.	<p>Explain shared memory multiprocessor with a neat diagram?NOV/DEC 2016 (Page.No:-517-521)</p>	C204.4	BTL5
4.	<p>Explain in detail Flynn's classification of parallel hardware (NOV/DEC 2015,MAY/JUNE 2016,NOV/DEC</p>	C204.4	BTL5

	2016,NOV/DEC2017) (Page.No:-634-640)		
5.	Explain cluster and other Message passing Multiprocessor (Refer notes.)	C204.4	BTL5
6.	Explain in detail about hardware Multithreading(NOV/DEC2015,MAY/JUNE2016) (Page.No:-631-640)	C204.4	BTL5
7.	Explain Multicore processors(NOV/DEC2014,MAY/JUNE2016) (Page.No:-517-521)	C204.4	BTL5
8.	Explain the different types of multithreading (Page.No:-631-640)	C204.4	BTL5
9.	What is hardware Multithreading?compare and contrast Fine grained Multi-Threading and coarse grained multithreading(APRIL/MAY2015,APR/MAY 2018) (Refer notes.)	C204.4	BTL1
10.	Discuss about SISD,MIMD,SIMD,SPMD and VECTOR SYSTEM(16) APRIL/MAY2015 (Page.No:-509-517)	C204.4	BTL6
11.	Brief about cluster and its application. (Refer notes.)	C204.4	BTL4
12.	Explain in detail about data warehouse and its application. (Refer notes.)	C204.4	BTL5
13.	Explain about different types of message passing multiprocessor. (Refer notes.)	C204.4	BTL5
14.	Explain in detail about SMT(NOV/DEC 2017) (Page.No:-515-517)	C204.4	BTL5
15.	Classify shared memory multiprocessor based on memory latency(MAY/JUN 2018) (Page.No:-624-630)	C204.4	BTL2

PART -A

Q. No.	Questions	CO	Bloom's Level
	<p>What is principle of locality?</p> <p>The principle of locality states that programs access a relatively small portion of their address space at any instant of time</p>	C204.5	BTL1

	<p>Define spatial locality.</p> <p>The locality principle stating that if a data location is referenced, data locations with nearby addresses will tend to be referenced soon.</p>	C204.5	BTL1
	<p>Define Memory Hierarchy.(MAY/JUNE 2016)</p> <p>A structure that uses multiple levels of memory with different speeds and sizes. The faster memories are more expensive per bit than the slower memories.</p>	C204.5	BTL1
	<p>Define hit ratio. (A.U.APR/MAY 2013,NOV/DEC 2015)</p> <p>When a processor refers a data item from a cache, if the referenced item is in the cache, then such a reference is called Hit. If the referenced data is not in the cache, then it is called Miss, Hit ratio is defined as the ratio of number of Hits to number of references.</p> <p>Hit ratio =Total Number of references</p>	C204.5	BTL1
	<p>What is TLB? What is its significance?</p> <p>Translation look aside buffer is a small cache incorporated in memory management unit. It consists of page table entries that correspond to most recently accessed pages. Significance The TLB enables faster address computing. It contains 64 to 256 entries</p>	C204.5	BTL1
	<p>Define temporal locality.</p> <p>The principle stating that a data location is referenced then it will tend to be referenced again soon.</p>	C204.5	BTL6
	<p>How cache memory is used to reduce the execution time. (APR/MAY'10)</p> <p>If active portions of the program and data are placed in a fast small memory, the average memory access time can be reduced, thus reducing the total execution time of the program. Such a fast small memory is called as cache memory.</p>	C204.5	BTL6
	<p>Define memory interleaving. (A.U.MAY/JUNE '11) (apr/may2017)</p> <p>In order to carry out two or more simultaneous access to memory, the memory must be partitioned in to separate modules. The advantage of a modular memory is that it allows the interleaving i.e. consecutive addresses are assigned to different memory module</p>	C204.5	BTL1

	<p>Define Hit and Miss? (DEC 2013)</p> <p>The performance of cache memory is frequently measured in terms of a quantity called hit ratio. When the CPU refers to memory and finds the word in cache, it is said to produce a hit. If the word is not found in cache, then it is in main memory and it counts as a miss</p>	C204.5	BTL1
	<p>What is cache memory?NOV/DEC 2016</p> <p>It is a fast memory that is inserted between the larger slower main memory and the processor. It holds the currently active segments of a program and their data</p>	C204.5	BTL1
	<p>What is memory system? [MAY/JUNE '11] [APR/MAY 2012]</p> <p>Every computer contains several types of devices to store the instructions and data required for its operation. These storage devices plus the algorithm-implemented by hardware and/or software-needed to manage the stored information from the memory system of computer</p>	C204.5	BTL1
	<p>What is Read Access Time? [APR/MAY 2012]</p> <p>A basic performance measure is the average time to read a fixed amount of information, for instance, one word, from the memory. This parameter is called the read access time</p>	C204.5	BTL1
	<p>What is the necessary of virtual memory? State the advantages of virtual memory? MAY/JUNE 2016</p> <p>Virtual memory is an important concept related to memory management. It is used to increase the apparent size of main memory at a very low cost. Data are addressed in a virtual address space that can be as large as the addressing capability of CPU.</p> <p>Virtual memory is a technique that uses main memory as a “cache” for secondary storage. Two major motivations for virtual memory: to allow efficient and safe sharing of memory among multiple programs, and to remove the programming burdens of a small, limited amount of main memory</p>	C204.5	BTL1
	<p>What are the units of an interface? (Dec 2012)</p> <p>DATAIN, DATAOUT, SIN, SOUT</p>	C204.5	BTL1
	<p>Distinguish between isolated and memory mapped I/O? (May 2013)</p> <p>The isolated I/O method isolates memory and I/O addresses so that memory address values are not affected by interface address assignment since each has its own address space.</p> <p>In memory mapped I/O, there are no specific input or output instructions. The CPU can manipulate I/O data residing in interface registers with the same instructions that are used to manipulate memory words</p>	C204.5	BTL1

	<p>Distinguish between memory mapped I/O and I/O mapped I/O. Memory mapped I/O:</p> <p>When I/O devices and the memory share the same address space, the arrangement is called memory mapped I/O. The machine instructions that can access memory is used to transfer data to or from an I/O device.</p> <p>I/O mapped I/O:</p> <p>Here the I/O devices the memories have different address space. It has special I/O instructions. The advantage of a separate I/O address space is that I/O devices deals with fewer address lines.</p>	C204.5	BTL1
	<p>Define virtual memory.(nov/dec 2017)</p> <p>The data is to be stored in physical memory locations that have addresses different from those specified by the program. The memory control circuitry translates the address specified by the program into an address that can be used to access the physical memory</p>	C204.5	BTL1
	<p>What is Semi Random Access?</p> <p>Memory devices such as magnetic hard disks and CD-ROMs contain many rotating storage tracks. If each track has its own read write head, the tracks can be accessed randomly, but access within each track is serial. In such cases the access mode is semi random.</p>	C204.5	BTL1
	<p>What is the use of DMA? (Dec 2012)(Dec 2013,APR/MAY2018)</p> <p>DMA (Direct Memory Access) provides I/O transfer of data directly to and from the memory unit and the peripheral.</p>	C204.5	BTL1
	<p>Mention the advantages of USB. (May 2013)</p> <p>The Universal Serial Bus (USB) is an industry standard developed to provide two speed of operation called low-speed and full-speed. They provide simple, low cost and easy to use interconnect system.</p>	C204.5	BTL1
	<p>What is meant by vectored interrupt?(Dec 2013)</p> <p>Vectored Interrupts are type of I/O interrupts in which the device that generates the interruptrequest (also called IRQ in some text books) identifies itself directly to the processor</p>	C204.5	BTL1

	<p>Compare Static RAM and Dynamic RAM.(Dec 2013,APR/MAY2018)</p> <p>Static RAM is more expensive, requires four times the amount of space for a given amount of data than dynamic RAM, but, unlike dynamic RAM, does not need to be power-refreshed and is therefore faster to access. Dynamic RAM uses a kind of capacitor that needs frequent power refreshing to retain its charge. Because reading a DRAM discharges its contents, a power refresh is required after each read. Apart from reading, just to maintain the charge that holds its content in place, DRAM must be refreshed about every 15 microseconds. DRAM is the least expensive kind of RAM.</p> <p>SRAMs are simply integrated circuits that are memory arrays with a single access port that can provide either a read or a write. SRAMs have a fixed access time to any datum.</p> <p>SRAMs don't need to refresh and so the access time is very close to the cycle time. SRAMs typically use six to eight transistors per bit to prevent the information from being disturbed when read. SRAM needs only minimal power to retain the charge in standby mode.</p> <p>In a dynamic RAM (DRAM), the value kept in a cell is stored as a charge in a capacitor. A single transistor is then used to access this stored charge, either to read the value or to overwrite the charge stored there. Because DRAMs use only a single transistor per bit of storage, they are much denser and cheaper per bit than SRAM</p> <p>DRAMs store the charge on a capacitor, it cannot be kept indefinitely and must periodically be refreshed.</p>	C204.5	BTL1						
	<p>what is DMA ?(NOV/DEC 2014)</p> <p>Direct memory access (DMA) is a method that allows an input/output (I/O) device to send or receive data directly to or from the main memory, bypassing the CPU to speed up memory operations. The process is managed by a chip known as a DMA controller (DMAC).</p>	C204.5	BTL1						
	<p>Differentiate programmed I/O and interrupt i/O..(NOV/DEC2014)</p> <table border="1" data-bbox="289 1318 1258 1627"> <thead> <tr> <th data-bbox="289 1318 776 1354">programmed I/O</th> <th data-bbox="776 1318 1258 1354">interrupt i/O</th> </tr> </thead> <tbody> <tr> <td data-bbox="289 1354 776 1459">Programmed IO is the process of IO instruction written in computer program</td> <td data-bbox="776 1354 1258 1459">Interrupt Initiated IO is done by using interrupt and some special command.</td> </tr> <tr> <td data-bbox="289 1459 776 1627">In Programmed IO technique to transfer data,required constant motoring on peripheral by CPU,once data transfer is initiated, CPU have to wait for next transfer.</td> <td data-bbox="776 1459 1258 1627">In Interrupt Initiated IO once data transfer initiated ,CPU execute next program without wasting time and the interface keep monitoring the device.</td> </tr> </tbody> </table>	programmed I/O	interrupt i/O	Programmed IO is the process of IO instruction written in computer program	Interrupt Initiated IO is done by using interrupt and some special command.	In Programmed IO technique to transfer data,required constant motoring on peripheral by CPU,once data transfer is initiated, CPU have to wait for next transfer.	In Interrupt Initiated IO once data transfer initiated ,CPU execute next program without wasting time and the interface keep monitoring the device.	C204.5	BTL1
programmed I/O	interrupt i/O								
Programmed IO is the process of IO instruction written in computer program	Interrupt Initiated IO is done by using interrupt and some special command.								
In Programmed IO technique to transfer data,required constant motoring on peripheral by CPU,once data transfer is initiated, CPU have to wait for next transfer.	In Interrupt Initiated IO once data transfer initiated ,CPU execute next program without wasting time and the interface keep monitoring the device.								
	<p>what is the purpose of dirty /modified bit in cache memory.(NOV/DEC2014)</p> <p>A dirty bit or modified bit is a bit that is associated with a block of computer memory and indicates whether or not the corresponding block of memory has been modified.[1] The dirty bit is set when the processor writes to (modifies) this memory. The bit indicates that its associated block of memory has been modified and has not yet been saved to storage.</p>	C204.5	BTL1						

	<p>What is the need to implement memory as a hierarchy? (APRIL/MAY2015)</p> <table border="0"> <tr> <td>Speed</td> <td style="text-align: center;">Processor</td> <td>Size</td> <td>Cost (\$/bit)</td> <td>Current technology</td> </tr> <tr> <td>Fastest</td> <td style="text-align: center;">Memory</td> <td>Smallest</td> <td>Highest</td> <td>SRAM</td> </tr> <tr> <td></td> <td style="text-align: center;">Memory</td> <td></td> <td></td> <td>DRAM</td> </tr> <tr> <td>Slowest</td> <td style="text-align: center;">Memory</td> <td>Biggest</td> <td>Lowest</td> <td>Magnetic disk</td> </tr> </table> <p style="text-align: center;">The basic structure of a memory hierarchy.</p>	Speed	Processor	Size	Cost (\$/bit)	Current technology	Fastest	Memory	Smallest	Highest	SRAM		Memory			DRAM	Slowest	Memory	Biggest	Lowest	Magnetic disk	C204.5	BTL1
Speed	Processor	Size	Cost (\$/bit)	Current technology																			
Fastest	Memory	Smallest	Highest	SRAM																			
	Memory			DRAM																			
Slowest	Memory	Biggest	Lowest	Magnetic disk																			
	<p>Point out how DMA can improve I/O speed? APRIL/MAY 2015</p> <p>CPU speeds continue to increase, and new CPUs have multiple processing elements on the same chip. A large amount of data can be processed very quickly Problem in the transfer of data to CPU or even memory in a reasonable amount of time so that CPU has some work to do at all time . Without DMA, when the CPU is using programmed input/output, it is typically fully occupied for the entire duration of the read or write operation, and is thus unavailable to perform other work. With DMA, the CPU first initiates the transfer, then it does other operations while the transfer is in progress, and it finally receives an interrupt from the DMA controller when the operation is done.</p>	C204.5	BTL1																				
	<p>What are the various memory Technologies?NOV/DEC 2015</p> <p>Memory Technologies</p> <p>Main memory is implemented from DRAM (dynamic random access memory), while levels closer to the processor (caches) use SRAM (static random access memory). DRAM is less costly per bit than SRAM, although it is substantially slower. The price difference arises because DRAM uses significantly less area per bit of memory, and DRAMs thus have larger capacity for the same amount of silicon;</p> <table border="1"> <thead> <tr> <th>Memory technology</th> <th>Typical access time</th> <th>\$ per GiB in 2012</th> </tr> </thead> <tbody> <tr> <td>SRAM semiconductor memory</td> <td>1–2.5 ns</td> <td>100–\$1000</td> </tr> <tr> <td>DRAM semiconductor memory</td> <td>~70 ns</td> <td>0–\$20</td> </tr> <tr> <td>Flash semiconductor memory</td> <td>100–50,000 ns</td> <td>.75–\$1.00</td> </tr> <tr> <td>Magnetic disk</td> <td>100,000–20,000,000 ns</td> <td>.05–\$0</td> </tr> </tbody> </table>	Memory technology	Typical access time	\$ per GiB in 2012	SRAM semiconductor memory	1–2.5 ns	100–\$1000	DRAM semiconductor memory	~70 ns	0–\$20	Flash semiconductor memory	100–50,000 ns	.75–\$1.00	Magnetic disk	100,000–20,000,000 ns	.05–\$0	C204.5	BTL1					
Memory technology	Typical access time	\$ per GiB in 2012																					
SRAM semiconductor memory	1–2.5 ns	100–\$1000																					
DRAM semiconductor memory	~70 ns	0–\$20																					
Flash semiconductor memory	100–50,000 ns	.75–\$1.00																					
Magnetic disk	100,000–20,000,000 ns	.05–\$0																					
	<p>What is flash memory?</p> <p>Flash memory is a type of electrically erasable programmable read-only memory (EEPROM). Unlike disks and DRAM, EEPROM technologies can wear out flash memory bits. To cope with such limits, most flash products include a controller to spread the writes by remapping blocks that have been written many times to less trodden blocks. This technique is called wear leveling.</p>	C204.5	BTL3																				

	<p>In many computers the cache block size is in the range 32 to 128 bytes. What would be the main Advantages and disadvantages of making the size of the cache blocks larger or smaller?</p> <p>Larger the size of the cache fewer be the cache misses if most of the data in the block are actually used. It will be wasteful if much of the data are not used before the cache block is moved from cache. Smaller size means more misses</p>	C204.5	BTL1
	<p>Define USB.</p> <p>Universal Serial Bus, an external busstandard that supports data transfer ratesof 12 Mbps. A single USB portcan be used to connect up to 127 peripheral devices, such as mice, modems, and keyboards. USB also supportsPlug-and-Play installationandhot plugging.</p>	C204.5	BTL1
	<p>Define Memory latency The amount of time it takes to transfer a word of data to or from the memory.</p>	C204.5	BTL1
	<p>Define Memory bandwidth The number of bits or bytes that can be transferred in one second. It is used to measure how much time is needed to transfer an entire block of data.</p>	C204.5	BTL1
	<p>Define miss Rate. The miss rate (1 –hit rate) is the fraction of memory accesses not found in the upper level.</p>	C204.5	BTL1
	<p>Define Hit rate. Hit rate\supseteq The fraction of memory accesses found in a level of the memory hierarchy. •</p>	C204.5	BTL1
	<p>Define miss rate. Miss rate\supseteq The fraction of memory accesses not found in a level of the memory hierarchy.</p>	C204.5	BTL1
	<p>Define Hit time. Hit time is the time to access the upper level of the memory hierarchy, which includes the time needed to determine whether the access is a hit or a miss</p>	C204.5	BTL1

	<p>Define miss penalty The miss penalty is the time to replace a block in the upper level with the corresponding block from the lower level, plus the time to deliver this block to the processor</p>	C204.5	BTL1
	<p>Define tag in TLB Tag \supseteq A field in a table used for a memory hierarchy that contains the address information required to identify whether the associated block in the hierarchy corresponds to a requested word.</p>	C204.5	BTL1
	<p>What are the steps to be taken on an instruction cache miss: 1. Send the original PC value (current PC – 4) to the memory. 2. Instruct main memory to perform a read and wait for the memory to complete its access. 3. Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address (from the ALU) into the tag field, and turning the valid bit on. 4. Restart the instruction execution at the first step, which will refetch the instruction, this time finding it in the cache</p>	C204.5	BTL1
	<p>What is write through cache The simplest way to keep the main memory and the cache consistent is always to write the data into both the memory and the cache. • This scheme is called write-through.</p>	C204.5	BTL1
	<p>What is write back cache In a write back scheme, when a write occurs, the new value is written only to the block in the cache.</p>	C204.5	BTL1
	<p>What are the techniques to improve cache performance? Two different techniques for improving cache performance. • One focuses on reducing the miss rate by reducing the probability that two different memory blocks will participate for the same cache location. • The second technique reduces the miss penalty by adding an additional level to the hierarchy. This technique, called multilevel caching</p>	C204.5	BTL1
	<p>Define dirty bit dirty bit is commonly used. This status bit indicates whether the block is dirty (modified while in the cache) or clean (not modified).</p>	C204.5	BTL1
	<p>What is TLB. Translation-lookaside buffer (TLB) \supseteq A cache that keeps track of recently used address mappings to try to avoid an access to the page table.</p>	C204.5	BTL1

	<p>What are the messages transferred in DMA?</p> <p>To initiate the transfer of a block of words , the processor sends, i) Starting address ii) Number of words in the block iii)Direction of transfer.</p>	C204.5	BTL1
	<p>Define Burst mode.</p> <p>Burst Mode: The DMA controller may be given exclusive(limited) access to the main memory to transfer a block of data without interruption. This is known as Burst/Block Mode. •</p>	C204.5	BTL1
	<p>Define bus master</p> <p>Bus Master: The device that is allowed to initiate data transfers on the bus at any given time is called the bus master</p>	C204.5	BTL1
	<p>Define bus arbitration.</p> <p>Bus Arbitration: It is the process by which the next device to become the bus master is selected and the bus mastership is transferred to it.</p>	C204.5	BTL1
	<p>What are the approaches for bus arbitration?</p> <p>There are 2 approaches to bus arbitration. They are i)Centralized arbitration (A single bus arbiter performs arbitration) ii)Distributed arbitration (all devices participate in the selection of next bus master).</p>	C204.5	BTL1

PART -B

Q. No.	Questions	CO	Bloom's Level
1.	Explain in detail about memory Technologies(APRIL/MAY2015,NOV/DEC2017) (<i>Page.No:-378-383</i>)	C204.5	BTL5
2.	Expain in detail about memory Hierarchy with neat diagram (<i>Page.No:-374-378</i>)	C204.5	BTL5
3.	Discuss the various mapping schemes used in cache memory(NOV/DEC2014) (<i>Page.No:-383-397</i>)	C204.5	BTL6
4.	Discuss the methods used to measure and improve the performance of the cache.(NOV/DEC 2017) (<i>Page.No:-398-417</i>)	C204.5	BTL6
5.	Explain the virtual memory address translation and TLB with necessary diagram.(APRIL/MAY2015,NOV/DEC 2015,NOV/DEC 2016,APR/MAY2018) (<i>Page.No:-427-452</i>)	C204.5	BTL5

6.	Draw the typical block diagram of a DMA controller and explain how it is used for direct data transfer between memory and peripherals. (NOV/DEC 2015,MAY/JUNE 2016,NOV/DEC 2016,MAY/JUN 2018) Page.No:-399-402)	C204.5	BTL5
7.	Explain in detail about interrupts with diagram (Page.No:-436-242)	C204.5	BTL5
8.	Describe in detail about programmed Input/Output with neat diagram (MAY/JUN 2018) (Refer notes)	C204.5	BTL5
9.	Explain in detail about the bus arbitration techniques. (NOV/DEC2014)(8) (Page.No:-237-242)	C204.5	BTL5
10.	Draw different memory address layouts and brief about the technique used to increase the average rate of fetching words from the main memory (8)(NOV/DEC2014) (Refer notes)	C204.5	BTL5
11.	Explain in detail about any two standard input and output interfaces required to connect the I/O devices to the bus. (NOV/DEC2014) (Page.No:-438-452)	C204.5	BTL5
12.	Explain mapping functions in cache memory in cache memory to determine how memory blocks are placed in cache (Nov/Dec 2014) (Refer notes)	C204.5	BTL5
13.	Explain the various mapping techniques associated with cache memories (MAY/JUNE 2016,MAY/JUN 2018) (Refer notes)	C204.5	BTL5
14.	Explain sequence of operations carried on by a processor when interrupted by a peripheral device connected to it (MAY/JUN 2018) (Page.No:-436-242)	C204.5	BTL5
15.	Explain virtual memory and the advantages of using virtual memory (Page.No:-427-252)	C204.5	BTL5